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ABSTRACT 
The development of a DC-DC converter for use in a proposed range of one to ten 
kilowatt off-line power supplies is presented. The converter makes good use of 
established design practices and recent technical advances. 
The thesis begins with a review of traditional design practices, which are used in the 
design of a 3kW, 48V output DC-DC converter, as a bench-mark for evaluation of 
recent technical advances. Advances evaluated include new converter circuits, control 
techniques, components, and magnetic component designs. Converter circuits using 
zero voltage switching (ZVS) transitions offer significant advantages for this 
application. Of the published converters which have ZVS transitions the phase shift 
controlled full bridge converter is the most suitable, and assessments of variations on 
this circuit are presented. During the course of the research it was realised that the 
ZVS range of one leg of the phase shift controlled full bridge converter could be 
extended by altering the switching pattern, and this new switching pattern is proposed. 
A detailed analysis of phase shift controlled full bridge converter operation uncovers 
a number of operational findings which give a better and more complete understanding 
of converter operation than hitherto published. Converter design equations and 
guidelines are presented and the effects of the new improvement are investigated by 
an approximate analysis. Computer simulations using PSPICE2 are carried out to 
predict converter performance. 
A prototype converter design, construction details and test results are given. The 
results obtained compare well to the predicted performance and confirm the 
advantages of the new switching pattern. 
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PREFACE 
THE REQUIREMENT FOR THIS WORK 
This work is the result of an investigation to find a DC-DC converter suited to use in 
a range of 1 to 10kW off-line power supplies, with an output voltage range of 5 to 
60V. The converter was for use in custom or standard, off-the-shelf, power supplies. 
An investigation was necessary to evaluate recent technical innovations, which were 
claimed to offer significant improvements in performance. Recent changes to power 
supply requirements also had to be considered. 
This investigation was considered to have commercial value because of the large 
market for switched mode power supplies, created by the almost universal use of AC 
for power distribution and of transistor circuits, powered by low voltage DC, for 
control, communication, and computing equipment. Switched mode power supplies 
dominate this market because they are cheaper, smaller, and more efficient than the 
alternative, linear power supplies. 
THE SCOPE OF THIS WORK 
The core of this research work considered a typical DC-DC converter with a single 
output. Designs at different power levels, with different output voltage, and with 
multiple outputs could easily be developed from this, without affecting the choice of 
DC-DC converter type. 
New circuit topologies and operating modes using available components were 
investigated, and development of new component technology was not considered. 
The power output was set at 3kW, which was considered to be mid range, and is close 
to the maximum that can be drawn from a standard 13A socket in the UK. The 
Xlii 
output voltage was set at 48V, which is often used in distributed power systems, and 
which required a full load output current of 62.5A for the 3kW supply. 
STRUCTURE OF THIS THESIS 
Chapter one sets the research in context by describing a typical off-line power supply. 
DC-DC converter requirements are described, and design choices are explained. A 
typical converter design is presented for later use as a benchmark for evaluation of 
recent technical advances and changes to requirements. 
Chapter two contains analytical evaluations of recent technical innovations for use in 
the proposed converter, and assessments of the effects of recent changes to 
requirements. 
Chapter three presents a comparative analysis of PWM controlled zero voltage 
switching (ZVS) resonant interval converters to identify the most suitable converter 
for this application. Variations on the most suitable converter were assessed, and a 
new switch drive pattern which extends the load current range for which ZVS occurs 
was proposed. 
In chapter four equations for soft switching full bridge converter waveforms are 
presented. Secondary circuit snubber capacitance was included in the converter model. 
Chapter five presents a converter design proceedure, and power loss equations based 
on a simplified analysis. The equations were used in a spreadsheet to enable 
optimisation of the converter and to evaluate the new switching pattern. 
In the next chapter, chapter six, computer simulations of the proposed converter using 
PSPICE2 are presented. Plots of typical waveforms resulted, except that the new 
switching pattern, proposed in chapter three, is shown to extend the range of ZVS in 
one bridge leg. 
xiv 
Chapter seven presents the prototype converter design and practical investigations. 
In the concluding chapter, chapter eight, general conclusions and suggestions for 
further work are presented. 
xv 
CHAPTER ONE 
A TYPICAL 1-10kW OFF-LINE POWER SUPPLY 
A typical off-line power supply is described, design choices for a typical DC-DC 
converter are explained, and a DC-DC converter design for the power supply specified 
in the preface is presented. 
It was not possible to gain access to manufacturers design procedures, but it was 
considered that published design information [Billings, 1989; Burgum, 1974; Carsten, 
1986a; Chrysis, 1984; Computer Products Power Conversion Ltd, 1993; George, 1974; 
Hnatek, 1981; International Rectifier Ltd, 1993; Jansson, 1973(a and b); Mohan, 
Undeland and Robbins, 1989; Philips Components Ltd, 1993; Philips Electric 
Components and Materials, 1987; Powerbox Ltd, 1993; Radio Spares, 1996; Siemens, 
1986; Snelling, 1969; Snelling and Giles, 1983; Tarter, 1993; Unitrode Corporation, 
1993(a and b); Williams, 1992; XP Plc, 1994] would produce a typical design. 
1.1 DESCRIPTION OF A TYPICAL 1-10kW OFF-LINE POWER SUPPLY 
The main function is to convert AC mains power to smooth, accurately regulated, low 
voltage DC, which is referenced to earth potential. The AC live and neutral inputs 
must be galvanically isolated from the output(s) for safety, and to allow the output(s) 
to be referenced to earth. Safety, compatibility, and environmental requirements are 
covered by standards issued by approvals bodies such as VDE and FCC. Mechanical 
details, control features and reliability are governed by the application. The circuitry 
is mounted within an earthed metal enclosure, typically of 'shoe box' proportions, 
with an internal fan to remove heat generated by power losses. The enclosure protects 
against electrocution of users and physical damage to components, ducts cooling air, 
screens electromagnetic radiation, and provides a framework for mounting internal 
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components and the power supply. Fig. 1.1 shows the circuit diagram of a typical off- 
line power supply, and typical waveforms for the circuit of Fig.!.! are shown in 
Fig. 1.2. For convenience the circuitry is split into an input circuit and a DC-DC 
converter circuit, which are described in sections 1.1.1 and 1.1.2 respectively. 
1.1.1 Input circuit 
The input circuit rectifies the AC mains and provides the DC-DC converter with a 
partially smoothed DC supply. A link is provided to allow full-wave mains 
rectification when the AC voltage is 220 to 240V, and voltage doubler rectification 
when the AC voltage is 110 to 120V, which allows the same power supply to be used 
in most countries. With a single phase mains supply the input circuit outputs a 
voltage in the range 200 to 390V (when allowing for hold-up). Smoothing and energy 
storage is provided by two series connected electrolytic capacitors (commonly known 
as bulk capacitors), each of which have parallel connected resistors that balance the 
capacitor voltages and discharge the capacitors when mains power is disconnected. 
A fuse prevents a sustained flame from occurring in the event of component failure, 
voltage spikes on the mains are clipped using a metal oxide varistor, and high 
charging current, which occurs immediately after mains voltage is applied, is limited 
using thermistors. The EMI filter attenuates high frequency electrical noise. 
A three phase mains input, with line to line or line to neutral rectification, would be 
required for many applications because RMS currents in a single phase would be too 
high. For line to line rectification the rectifier would output up to 600V with 300Hz 
ripple. The increased voltage would affect DC-DC converter primary circuit 
component ratings, and bulk capacitor value and voltage rating. 
1.1.2 DC-DC converter 
The DC-DC converter is operated at a switching frequency between 20 and 100kHz 
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using pulse width modulation (PWM) control. The pulse width is set by the control 
circuit to regulate the output voltage, and compensate for variations in input voltage 
and conduction voltage drops. 
The typical converter of Fig. 1.1 applies pulses of half of the input voltage, alternately 
in each polarity, to the transformer primary winding. The PWM voltage waveform 
is passed through the transformer for galvanic isolation and voltage conversion. The 
transformer secondary voltage waveform is rectified and smoothed to produce the 
regulated DC output voltage. The output filter inductor maintains continuous current, 
flowing alternately via each secondary rectifier diode when the primary switches 
conduct and splitting equally between the diodes when both switches are off. The 
inductor passes current to the output capacitor, which is maintained at the required 
output voltage by the control circuit. 
Stray inductances (mainly transformer leakage inductance), and stray capacitances 
(mainly switch and diode capacitance) form resonant circuits which oscillate in 
response to switching transitions. The oscillations are damped using snubbers. Peak 
switch voltage can be clamped to the DC input voltage using MOSFET parasitic anti- 
parallel diodes, but parasitic diode reverse recovery losses can be high. The leakage 
inductance also reduces the transformer secondary pulse width by the time taken for 
transformer current to build up to the level of the inductor current after switch turn-on. 
Multiple outputs derive power from multiple transformer secondary windings or 
multiple taps on secondary windings. The main output (which usually has the highest 
power rating) is regulated using PWM control of the primary switches, and if other 
outputs are required to be accurate, they are individually regulated in the secondary 
circuit. The main output requires a minimum load current to ensure continuous 
inductor current and maintain regulation of other outputs (see section 1.2.1). 
To compensate for bulk capacitor voltage variation, typically of 200 to 390V, output 
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voltage adjustment range, and variation of conduction voltage drops, the converter 
voltage control range must exceed 2: 1. The transformer primary to secondary turns 
ratio is maximised to minimise primary circuit currents and secondary circuit voltages. 
The turns ratio is maximised by maximising the duty cycle. If primary current is 
significantly above the level corresponding to maximum output current, the duty-cycle 
is reduced, reducing the output voltage and the output current. Soft start is used to 
slowly charge the output capacitor at power up to prevent output over voltage by 
resonance of the output filter components. 
For a typical commercial power supply the output voltage is adjustable by +/-10%, 
and 0.5V is allowed for distribution voltage drops. Output voltage error is less than 
1% over the mains voltage and load current ranges, but load current transients of 25% 
cause a peak output voltage error of 5% which returns to within 1% within 100µs. 
The long output filter response time, compared to the control IC oscillator period, 
limits control loop response times to load current transients. Faster response requires 
higher transient currents, which exceed the load current, and current limits must be set 
above the peak transient current, decreasing protection for faster transient response. 
Current mode control is often used to ensure equal load current sharing of parallel 
connected power supplies, but cycle-by-cycle control of transformer primary current 
requires extra circuitry to prevent unbalance of the half bridge capacitor voltages. 
Extra circuitry can be avoided by using voltage mode control, with an average current 
demand signal modifying the feed-back signal to ensure accurate current sharing of 
parallel connected power supplies. 
The following control functions are often provided; 
- Remote regulation of output voltage. 
- Thermal, transformer primary over-current, and output over voltage shut down. 
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- External power failure warning and external inhibit. 
- Output current fold-back. 
- Parallel operation with forced load current sharing. 
1.1.3 Control of electromagnetic emissions 
Switching converters generate high frequency electrical noise which is conducted out 
of the equipment along electrical connections and emitted by the equipment in the 
form of electromagnetic radiation. Conducted emissions are attenuated by filters and 
radiated emissions are suppressed by screening provided by the metal enclosure, 
screening of joins in ferrite cores, and by circuit lay-out for low stray inductance. 
High frequency components of DC rail voltage are bypassed by capacitors and 
attenuated by the input filter. Live to earth and neutral to earth noise is attenuated by 
the input filter. Output differential mode noise is controlled by the DC-DC converter 
output filter and high frequency bypass capacitor, and output common mode noise is 
bypassed to earth via capacitors. 
Noise generation is controlled by minimising stray capacitances and inductances, by 
controlling switching transients, and by damping oscillations. Propagation of noise 
through capacitive coupling is minimised by screening in the transformer and by 
connection of heatsinks to internal DC voltage rails. The attenuation of the input 
circuit EMI filter increases with frequency, but between 10MHz and 30MHz the 
effectiveness of the filter begins to decrease, and interference reappears which 
increases with frequency. This high frequency noise is generated by fast switching 
transients such as during snap-off of fast diodes, which should therefore be avoided. 
1.1.4 Thermal management 
Power supply specifications which prohibit use of the enclosure as a heatsink, preclude 
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major heat dissipation from the enclosure by natural convection and radiation. All of 
the heat generated by electrical power losses was assumed to be dissipated by internal 
forced air cooling. The faster the air flow the smaller, and cheaper, some components 
can be for given temperature rises. Faster air flow requires a larger, more expensive 
fan, with higher power consumption, and which will generate more audible noise. 
Typical maximum ambient temperatures, with no derating, are; 70°C for resistors and 
commercial integrated circuits, and 85°C or 105°C for capacitors. Heatsink 
temperatures are typically in the range 90-110°C, wound components are usually 
limited to 105°C maximum internal temperature by safety regulations for class A 
insulation materials, and the maximum junction temperature of power semiconductors 
is often limited to 120°C for good reliability. In 50°C ambient air (typical maximum) 
temperature rises for some components are small, and over heating due to thermal 
conduction or radiation from hotter components must be avoided. 
Typical air flow speeds were not given in available references. A curve [Williams, 
1992] showed thermal resistance reducing to less than 0.5 times the still air thermal 
resistance for an air speed of 2ms-1, but from 4 to 12ms' the decrease was 
approximately from 0.35 to 0.25 times. Air flow speeds up to 4 ms' would 
significantly reduce thermal resistance, and higher speeds may not be justified. The 
typical speed was assumed to be 2ms', - which gave 7.04Wm ZK' of forced convection 
cooling (Snelling, 1969 quotes 300! Wmm 2, which gives 6Wm 2K'' for a 50°C rise). 
1.1.5 Factors affecting design 
3kW power supplies which operate off the AC mains supply, and output low voltage 
DC, are usually built into commercial and industrial computer and communication 
equipment that they supply power to, and which is installed in buildings. Debatably, 
the main attributes for this application in order of importance are; specifications, 
reliability, purchase price, size, and efficiency. It is necessary to meet the required 
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specification and level of reliability, and the cheapest power supply which meets these 
requirements will be the best choice, financially. However, a power supply which is 
too large to fit into the space provided inside the equipment, or which outputs too 
much heat, due to low efficiency, would not be acceptable. This requires size to be 
typical, or smaller, and efficiency to be typical, or higher. 
1.2 PREFERRED DC-DC CONVERTER CHOICES 
The DC-DC converter circuit described in section 1.1 was the preferred choice for this 
application. Alternative choices are described and compared to show the advantages 
of the preferred converter. 
1.2.1 A single converter 
It would be possible to use separate converters connected in parallel, a single 
converter with power circuit elements created using multiple components, or a single 
converter with single components for each element. A single converter is preferred 
because only one control circuit is required, and control circuitry is not significantly 
affected by converter power throughput. Single power circuit components are preferred 
to eliminate current and voltage sharing problems, to simplify manufacture, and to 
improve reliability. A single transformer has been shown to have lower power losses 
than multiple smaller transformers of the same total volume (see section 2.2.3), which 
is a significant advantage for the single large transformer. 
The additional cost of using converters in parallel may be justified in some 
applications by improvements in system reliability that can be achieved by redundant 
operation. It may be necessary to connect components in parallel, for converters of the 
power range considered in this work, because standard components of high enough 
rating may not be available. 
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1.2.2 Buck derived converters 
Of the various DC-DC converter types, buck, buck-boost and boost converters have 
the fewest power circuit components, and are the converters which are commonly used 
in commercial power converter circuits. Circuit diagrams of non-isolated versions of 
the three common power converters are shown in Fig. 1.3(a), their component current 
waveforms are shown in Fig. 1.3(b), and a table of values for comparison is given in 
Fig. 1.3(c). Features common to isolated versions of each of the three converter types 
are used to compare them. 
Isolated boost converters are not commonly used to directly output low voltage DC. 
Extra components would be required to control the resonance of inductor current into 
the output capacitor at power up. The resonance could cause output over voltage, or 
saturate the inductor, causing over current failure of the switch at turn on. The 
resonance is controlled in buck and buck-boost derived converters by "soft-start" 
during which switch duty-cycle is gradually increased. Another disadvantage of boost 
converters is that it is difficult to protect the switch(es) against over voltage by peak 
voltage clamping. 
Isolated buck-boost (fly-back) converters use a coupled inductor for isolation, saving 
a component, but can only have unidirectional transformer excitation, which 
approximately doubles primary switch resistive power losses compared to converters 
with bidirectional transformer excitation (see section 1.2.3). 
Buck derived converters have low output capacitor current ripple in continuous mode, 
which significantly reduces output capacitor size and cost, compared to buck-boost and 
boost converters. A disadvantage for multiple output converters is that the volt- 
seconds required to change inductor current, during load current transients of the 
primary regulated output, can cause transient output voltage errors on other outputs. 
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The output capacitor size advantage for continuous mode buck converters is quantified 
for the 48V, 62.5A output specified in the preface. Buck-boost and boost converters 
operating at 50% duty cycle, with constant inductor current, would supply 125A pulses 
to the output capacitor, which would conduct a 62.5A square wave ripple current. For 
panasonic FA series capacitors, 21 capacitors, each of 1800µF, and rated at 63V, 
would be required, which would occupy a volume of approx. 0.27 litres and could 
cost over £43. A buck converter, in continuous mode, with peak to peak filter 
inductor current ripple of 12.5A (for continuous mode operation above a load current 
of 6.25A), would require only two of the capacitors, significantly reducing output 
capacitor cost and size. 
Low output voltage ripple could be achieved for boost and buck-boost converters by 
adding an L-C filter between the output capacitor and the load. This adds two more 
components, and an extra phase lag of up to 1800 in the control loop. The extra 
components would be a significant disadvantage. 
1.2.3 Continuous inductor current mode 
Buck, buck-boost and boost derived converters can be operated in continuous or 
discontinuous inductor current modes. Continuous mode is preferred to discontinuous 
mode because RMS, and peak currents are lower for the same power through-put, and 
because switch duty-cycle is almost independent of DC load current. Discontinuous 
conduction mode in the primary regulated output is undesirable because transformer 
volt-seconds reduce as the load current of the primary regulated output reduces, which 
can reduce the output voltage of other outputs. Compared to discontinuous mode 
continuous mode requires a larger inductor value, and the inductor can have a lower 
saturation current. 
To prevent discontinuous mode the primary regulated output requires an internal pre- 
load if the minimum load current is below the maximum peak filter inductor ripple 
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current. Pre-load power losses can be minimised by actively controlling the pre-load, 
by maximising the inductor value at low load current levels (using a "swinging 
choke"), and by designing for a large minimum duty-cycle. Converters other than 
multiple output buck derived converters can be allowed to go into discontinuous mode 
at low load current to avoid the need for a large pre-load. 
In discontinuous mode switch duty-cycle reduces with load current, which reduces 
control loop gain and causes loss of output voltage regulation at very low load 
currents due to the minimum switch duty-cycle. At such currents hiccup mode can 
occur in which the converter shuts down when output voltage goes out of regulation 
and then starts up after a delay. Hiccup mode is avoided with a pre-load typically of 
approximately 1% of full load current to avoid low frequency output ripple and to 
maintain continuous control. 
1.2.4 Bidirectional transformer excitation 
The requirement for transformer isolation leads to many possible circuits, and common 
buck converters are shown in Fig. 1.4. If a DC voltage is applied to a transformer 
winding, DC magnetising current will flow, which must be limited to prevent 
saturation of the transformer core and to limit conduction losses. Core saturation 
would lower magnetising inductance, increase AC magnetising current, and increase 
primary circuit AC conduction losses. In a practical converter transformer core 
saturation could cause over-current shut-down or damage the primary switches. High 
DC magnetising current is prevented by re-setting magnetising current to zero each 
cycle, or by applying AC and blocking or actively limiting DC. 
Unidirectional converters, which only pass power through the transformer when 
winding voltages are in one polarity (Fig. 1.4(a), (b) and (c)), have a transformer core 
reset interval each cycle in which magnetising current is forced to zero by a reset 
voltage, and during which power is not transferred to the secondary. Two switch 
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forward converters (Fig. 1.4(b)) clamp switch voltage to the DC input during the reset 
interval, allowing 500V MOSFETs to be used in this application, and limiting 
maximum duty-cycle to 50%. 
The reset interval can be avoided by using bidirectional excitation (Fig. 1.4 (d), (e), 
and (f)) which transfers power during positive and negative pulses, and which applies 
equal positive and negative primary winding volt-seconds. The opposite polarity 
pulses cause equal and opposite changes in magnetising current in each cycle during 
steady-state operation. Bidirectional excitation eliminates the need for a reset interval 
and reset circuitry, at the cost of increased power circuit complexity. 
Bidirectional converter maximum power transfer time can be double that of converters 
with reset intervals that have a duty cycle less than 0.5. This allows transformer 
primary turns to be doubled for the same volt-seconds applied to the transformer, 
resulting in a halving of primary current, secondary voltage, and primary circuit 
resistive power losses. At high frequencies, when transformer winding losses are 
higher than the DC resistance would cause, transformer winding losses are not 
significantly reduced by bi-directional current, and may be higher than single ended 
schemes if push-pull windings are used. When transformer design is limited by core 
saturation bidirectional excitation can double the available flux swing and significantly 
increase transformer power through-put for a given core. For loss limited designs the 
shift of the flux swing from AC to unidirectional affects core losses by less than 5%. 
Bidirectional excitation doubles the frequency of operation of the output filter, which 
approximately halves the inductance value required for continuous mode operation 
above a given load current level. Converters with reset intervals can be connected in 
parallel with the same output filter, and their switch conduction times inter-leaved, to 
achieve the same frequency doubling effect at the cost of increased complexity. 
Bidirectional converters are preferred due to their lower primary circuit current and 
lower filter inductor value. 
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Small imbalances between positive and negative volt-seconds of converters with bi- 
directional transformer excitation can cause large DC magnetising currents to flow, 
which would saturate the transformer core. Either a capacitor is connected in series 
with the primary winding to block DC, or current mode control is used to actively 
limit DC. Selection of the value of the capacitor which blocks DC magnetising 
current is a compromise between high capacitance for low AC ripple voltage (which 
minimises regulation), and low capacitance to limit peak magnetising current (when 
step changes in average DC voltage make the blocking capacitor' and magnetising 
inductance resonate). To limit DC magnetising current using current mode control 
primary DC must be sensed, which requires extra circuitry. 
1.2.5 The half bridge transformer primary connection 
Bidirectional transformer excitation can be achieved using push-pull (Fig. 1.4(d)) or 
bridge (Fig. 1.4(e) and (f)) connections. For this application the push-pull arrangement 
would require MOSFET voltage ratings of 1000V (at which rating MOSFET power 
handling for a given chip size is low compared to the maximum for 500V rated 
MOSFETs), compared to 500V for bridge connections. The single primary winding 
of bridge connections allows a better transformer design than the push-pull connection, 
and bridge circuits prevent switch over-voltage damage by clamping peak switch 
voltage. For these reasons bridge connections are preferred to the push-pull 
connection. 
Bridge connections require one or more isolated drive circuits for power switches and 
MOSFETs can fail due to shoot-through. Isolation in drive circuits increases 
component count and cost, compared to non-isolated circuits, due to the addition of 
an isolating transformer and its bias circuitry. Shoot-through is short-circuit of the DC 
input by simultaneous conduction of two switches, which causes very large currents 
to flow and may destroy the switches. Shoot-through is prevented by correct switch 
drive timing and by designing to avoid other means of switch turn-on. Bridge circuits 
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are avoided in military and space applications for which high radiation levels which 
can cause turn-on, must be withstood. 
The half bridge connection is preferred to the full bridge because it requires fewer 
power switches and has inherent protection against transformer DC saturation. Its half 
bridge capacitors also act to by-pass high frequency components of input current, thus 
saving a component. The full bridge connection requires four MOSFETs, compared 
to two for the half bridge connection, but the four require half the current rating of 
the two half bridge MOSFETs. The main advantage of the full bridge connection is 
that the number of parallel connected transistors may be reduced and parallel 
connection may be avoided in some cases. 
1.2.6 The centre tapped transformer secondary connection 
The transformer secondary circuit is centre tapped for low output voltage converters 
so that only one diode voltage drop is present in the output current loop. Bridge 
rectification would nearly double rectifier conduction losses by placing two diode 
conduction drops in the secondary circuit. For the specification given in the preface, 
the maximum output current is 62.5A, which is equal to the sum of the average diode 
currents. For a typical diode conduction drop of 1V, power losses would be 62.5W 
for the centre tapped connection and 125W for the bridge connection. The saving of 
62.5W easily off-sets the disadvantage of requiring two secondary windings. 
1.3 A TYPICAL 3kW 48V OUTPUT DC-DC CONVERTER DESIGN 
The buck derived converter, operating in continuous mode, with a half bridge primary 
and a centre tapped secondary, as selected in section 1.2 is used for the design. 
Converter operation is as described in section 1.1.2. 
Design choices are made for a DC-DC converter with the same specification as the 
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prototype converter specified in the preface. The output voltage is 48V, and the 
output power rating is 3kW, which requires 62.5A output current. 
1.3.1 Choice of switching frequency 
Increased switching frequency can allow transformer and filter inductor size 
reductions, and half bridge capacitor size reductions. But increased frequency 
increases power losses due to switching, increases proximity and skin effects in 
windings, and increases eddy current losses in cores. Switching losses depend on 
stray capacitance and inductance, and on the switching characteristics of the 
MOSFETs and diodes. It was necessary to specify the components to estimate 
switching losses and possible size reductions of passive components. An iterative 
process is required to find the optimum frequency by balancing component size 
reductions with switching loss increase. Components selected later in section 1.3 were 
used to illustrate the choice of 33kHz. 
For loss limited magnetic component designs such as those of section 1.3, the 
relationship between magnetic component sizes and frequency is non-linear due to the 
non-linear core hysteresis loss. Using approximate equations transformer volume can 
be shown to halve for an increase in switching frequency of six to seven times for 
typical manganese-zinc ferrites. Inductor volume is reduced more since the inductance 
value and required energy storage are inversely proportional to frequency. 
The required half bridge capacitance value for a given half bridge capacitor ripple 
voltage is inversely proportional to frequency. Capacitor volume reduces with 
capacitance value for a given type of capacitor and voltage rating, allowing reductions 
in capacitor size. Capacitor size reductions are limited by capacitor current rating 
which reduces with capacitor size. 
The component size most affected by frequency is the output filter inductor, for which 
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minimum core size was limited by the need to dissipate heat generated by winding 
and core losses. The standard Siemens PM ferrite cores [Siemens, 1986] (see section 
1.3.8, and appendix I) limited the possible frequency choices. For each core the 
maximum heat dissipation, maximum RMS and peak currents, and maximum flux 
density set the maximum inductance that could be achieved, which would give the 
required current ripple at a switching frequency which would be the minimum for that 
core. 
The frequency of 33kHz was chosen because it was the minimum acceptable 
frequency for the inductor using the PM 87! 70 core, which minimised losses due to 
switching whilst using the minimum acceptable inductor size. Calculations for the 
next smaller PM core indicated that the switching frequency would have to be 
doubled, to 66kHz, which would have doubled switching losses, and this would not 
have been acceptable. The next largest PM core would have allowed operation down 
to the minimum frequency of 20kHz, but a large enough PM core for a 20kHz 
transformer design was not available. 
Half bridge capacitor size was found to be limited by value, which would allow 
capacitor value to be halved for a frequency increase of 33 to 66kHz. Minimum 
transformer core size was found to be loss limited, and its core choice would not have 
been affected by a frequency change of 33kHz to 66kHz. 
1.3.2 Bulk capacitor 
The bulk capacitor is included in this DC-DC converter design because its capacitance 
value affects the DC-DC converter minimum DC input voltage. A larger capacitance 
value would require a bigger and more expensive capacitor, which would increase 
mains harmonics by drawing a narrower current pulse. But higher capacitance gives 
a higher minimum input voltage, which allows a higher transformer turns ratio that 
reduces primary currents and secondary voltages. 
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Reducing the required bulk capacitance value by designing for lower DC-DC converter 
minimum input voltage has a diminishing effect since capacitor energy storage is 
proportional to the square of the capacitor voltage. The percentage of initial energy 
removed when a capacitor is discharged to 9/10,8/10,7/10,6/10 and 5/10 of the 
initial voltage is 19,36,51,64 and 75% respectively. It is usual to design for 
capacitor voltage to fall by 25 to 30% to remove approximately half of the stored 
energy, whilst maintaining an acceptable minimum input voltage for the DC-DC 
converter. The actual bulk capacitor value and minimum input voltage are set by 
practical transformer turns ratio values and available capacitor values. 
Bulk capacitors must be electrolytic to store enough energy for the hold-up 
requirement. Other capacitor types would be prohibitively expensive. Capacitors 
rated at 200V DC are required to cope with the maximum rectifier output voltage of 
376V, and typical electrolytic capacitors can conduct rectifier charging and switching 
frequency currents. 
With a minimum peak supply voltage of 276V, less 3V total rectifier conduction 
drops, the bulk capacitor will charge to a minimum peak voltage of 273V. A 25% 
reduction during mains failure is typically allowed, but the nearest practical 
transformer turns ratio was 2: 1, which required a minimum input voltage of 242V. 
The capacitance value required to provide 3kW at an efficiency of 90% for 17.7ms 
of hold-up time is greater than 7391µF, and two 15000µF, 200V capacitors would be 
required. 
1.3.3 Transformer 
Manganese-zinc ferrite cores are optimal in the frequency range 20 to 500kHz. Core 
shapes with enclosed windings are preferred because the ferrite screens electrical noise 
radiated from the windings. Circular cross-section centre legs are preferred because 
they allow a shorter mean turn for the windings than rectangular cross-section legs and 
16 
A typical 1-10kW off-line power supply 
because conductors bow out when wound on rectangular cores, which reduces the 
available winding space. The core is sometimes specified with an air gap in the 
magnetic path to increase the magnetising current level at which saturation begins. 
Windings are wound using copper, for low resistivity, and on a bobbin, for ease of 
construction and to provide safety isolation from the core (which is considered to be 
a conductor). Safety isolation of three layers of insulation is wound between primary 
and secondary conductors, and 4mm wide packing is used at each end of the windings 
to achieve 8mm creepage distance between primary and secondary conductors. 
Capacitive coupling of high frequency noise between primary and secondary windings 
is minimised by winding a screen next to the safety isolation. Emissions of RFI from 
the transformer core are often screened by forming a copper strip, connected to a DC 
voltage, to fit snugly around the core and windings such that it screens the join 
between core halves. 
The optimum total conductor thickness of a winding section (measured from the 
interface between primary and secondary windings to the surface of zero leakage field 
strength) is 1.29 times the skin depth at 0.7 duty-cycle for minimum winding losses 
with trapezoidal current waveforms [Carsten, 1986a]. Deviation from the optimum 
can increase winding losses enough to justify the increased complexity and cost of 
interleaving windings. 
According to available manufacturers data the power throughput would only be 
possible using Siemens PM cores in N27 ferrite [Siemens, 1986]. Other cores were 
either too small or had rectangular cross-section centre legs. Calculations indicated 
that the PM 114/93 core with 8 primary turns, and 4 secondary turns in each half of 
the secondary winding would be suitable. For optimum winding section thickness the 
windings would have to be quad-filar copper strip. This winding arrangement would 
also minimise leakage inductance, which was calculated to be 56nH referred to the 
primary using an approximate formula. 
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1.3.4 Primary switches and heatsink 
Before suitable MOSFETs became available bipolar transistors were used. N-channel 
enhancement mode MOSFETs are now used because they have lower switching losses, 
simpler drive circuitry, and enable component size reductions by switching at higher 
frequencies. MOSFET cost is inversely proportional to conduction resistance, but 
higher resistance gives higher losses which require a larger heatsink or higher air flow 
speed. The cheapest MOSFETs which satisfy the thermal requirements with moderate 
heatsink size and air flow rate are chosen. 
With a DC input voltage of up to 385V and allowing 20% safety margin the switches 
must be rated at 500V or more. With a referred filter inductor current of 31.25A and 
a nominal duty-cycle of 0.7 the switches must be able to handle approximately 18.5A 
RMS, assuming that magnetising and snubber currents are negligible. Plastic packages 
were preferred to metal due to lower cost, and to cope with the heat dissipation these 
are designed for mounting on a heatsink. Power modules containing parallel 
connected closely matched MOSFETs were considered to be too expensive compared 
to discrete MOSFETs connected in parallel. The IRFP450, with a typical conduction 
resistance of approximately 0.752, at a junction temperature of 120°C, and a thermal 
resistance from junction to heatsink with a greased silicon rubber insulator of 1.2KW', 
was chosen. Four IRFP450 MOSFETs connected in parallel for each switch would 
each dissipate approximately 20W, requiring a junction to heatsink temperature 
difference of 24°C. A heatsink temperature of 98°C and junction temperature of 
122°C were considered to be acceptable. 
Internally mounted heatsinks are usually of extruded aluminium with fins orientated 
such that air flow, from the fan, passes between fins. To minimise radiated electrical 
noise heatsinks are maintained at a DC voltage, and components attached to heatsinks 
are insulated from them. Heatsinks are among the largest components, requiring 
strong physical support. The heatsink would be required to dissipate 160W in an 
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ambient of 50°C and air flow speed of 2ms-', and a thermal resistance of 0.6 KW'' is 
required. 
1.3.5 Half bridge capacitors 
The required voltage rating is 200V for each half of the capacitance, and allowing 
10V peak to peak ripple, approximately 33µF is required. Plastic film capacitors were 
required to handle approximately 26A RMS. Three 4.7µF, 200V DC polyester 
capacitors for each half would give a peak to peak ripple voltage of 11.7V, which was 
considered to be acceptable. 
1.3.6 Rectifier diodes and heatsink 
Fast silicon diodes are used, but at low voltages schottky diodes or synchronous 
rectifiers may be used. Schottky diodes with low voltage ratings have a lower 
conduction drop than conventional silicon diodes, but have higher junction capacitance 
and higher leakage current. Synchronous rectifiers are usually only considered for 
output voltages of 3.3V or less. 
Maximum average diode current is 31.25A. Diode voltage rating depends on the 
referred maximum primary voltage of 190V. The diodes are stressed to twice the 
referred primary voltage, and allowing for oscillatory over-shoot, and a safety margin, 
600V devices were chosen. To minimise the power loss due to reverse recovery fast 
recovery rectifiers are required. The power losses of the two rectifier diodes comprise 
conduction losses of 62.5W (with a typical average forward conduction drop of 1V 
when conducting 62.5A for 1/4 cycle and 31.25A for 1/2 cycle) and reverse recovery 
losses which were not quantified. At a heatsink temperature of 100°C and an ambient 
temperature of 50°C the heatsink thermal resistance must be less than 0.8°C/W, which 
would require a free air thermal resistance of less than 1.6°C/W. 
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1.3.7 Snubbers 
The snubbers commonly used in DC-DC converters use only resistors and capacitors 
to damp switching oscillations at frequencies typically above 200kHz. For operation 
above 200kHz low stray inductance is required and ceramic or film capacitors, and 
carbon composition or film resistors are used. 
The snubbers are connected close to the oscillating capacitance to avoid inductance 
in the snubber circuit. Positioning the snubber elsewhere would damp the oscillations, 
but would not be as effective at controlling voltage at the power circuit capacitance 
which has the oscillatory voltage. 
A snubber capacitance of approximately three times the switch capacitance, with a 
resistance calculated to give critical damping is recommended [Todd, 1993]. One 
snubber, consisting of a 4.7nF ceramic capacitor in series with a 27SZ resistor, is 
connected across the upper switch, and another is connected across the lower switch. 
For a nominal DC input voltage of 300V total primary snubber power losses would 
be approximately 30W. 
Secondary snubbers control the oscillation of transformer leakage inductance and 
secondary circuit capacitance, which occurs after diode turn-off. Diode reverse- 
recovery increases the oscillation amplitude, and adds to snubber power losses. With 
an average value of secondary circuit capacitance of approximately 200pF, and one 
snubber per dual diode, 0.6nF is required. lnF was chosen to allow for diode reverse- 
recovery and stray capacitances. For near to critical damping, 7.552 was required for 
each snubber resistor. Each snubber dissipates approximately 4W in its resistor. 
1.3.8 Filter inductor 
Manganese-zinc ferrite cores of various shapes, or iron power toroidal cores, or 
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molybdenum-permalloy powder toroidal cores are generally used. Powder cores have 
a lower permeability than ferrite, which causes a higher leakage field, whereas ferrite 
core permeability is lowered using an air gap in the centre leg, which is screened. 
Above 20kHz the losses of powdered iron cores are too high. Molybdenum-permalloy 
powder cores have higher losses than ferrites, and are used below 100kHz for 
applications with small flux swings. 
The filter inductor was designed to maintain continuous current at load currents above 
10% of full load, which required an inductance value of 39µH. The inductor design 
was loss limited, and the only cores that were large enough and had circular cross- 
section centre legs were PM cores. The PM 87/70 core in N27 ferrite with an air gap 
length of 3.8mm and ten turns of 40mm wide, 0.8mm thick, copper strip winding was 
calculated to give 40pH, and to have a surface temperature rise of less than 35°C in 
an air flow of 2ms"'. Some spacing between strips was required for insulation and to 
reduce the stray capacitance across the inductor. High stray capacitance would allow 
high frequency noise to pass through the inductor and could make electrical noise 
standards difficult to meet. 
1.3.9 Output capacitor 
To achieve the required output voltage ripple and current rating electrolytic capacitors 
are used. Other capacitor types would be too expensive. A small film capacitor is 
also required to bypass high frequency components of output current, and would be 
placed close to the output terminals to minimise high frequency noise output. 
Output capacitor voltage rating was 63V, which is the lowest standard value above 
48V, when allowing for a 20% safety margin. The size depends on the ripple current, 
which must not cause more than the rated ripple voltage, or exceed capacitor current 
rating. To cope with 12.5A peak-to-peak of ripple current (3.6A RMS), two 63V, 
1000µF electrolytic capacitors (each of 36mS2 impedance at 100kHz) were selected. 
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A IpF, 63V polyester capacitor would also be connected close to the output terminals. 
1.4 CONCLUSIONS 
A conventional full wave diode rectifier input stage is used. 
The bulk capacitor specification must be included in DC-DC converter design because 
the minimum bulk capacitor voltage and the bulk capacitor value are related, and DC- 
DC converter design is affected by minimum bulk capacitor voltage. 
DC-DC converter design is optimised by choice of DC-DC converter circuit topology, 
control mode, switching frequency, MOSFET conduction resistance, and minimum 
bulk capacitor voltage. 
The preferred converter for this application is a buck derived converter with a half 
bridge primary connection and a centre tapped secondary connection. 
Desirable improvements to established design practice would reduce converter cost, 
size, or power losses. 
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CHAPTER TWO 
ANALYSIS OF RECENT INNOVATIONS AND 
CHANGES TO REQUIREMENTS 
DC-DC converter design is expected to be affected by the need for active power factor 
correction, which will result from the implementation in law of power supply 
harmonic limits set out in IEC 555-2. The effects on DC-DC converter design of 
using an active power factor correction pre converter are assessed in section 2.1. 
Expected changes in law to enforce limits on high frequency electrical noise emissions 
were not expected to affect DC-DC converter design because it has been usual to 
design to meet the limits required. Planned limits on national carbon dioxide 
emissions were expected to increase the number of load systems which go into low 
power "sleep" modes, and which would therefore benefit from a power supply that has 
good efficiency at low power levels. 
Recent technical innovations which have been proposed for use as improvements on 
conventional DC-DC converter design are assessed for use in this application in 
sections 2.2 to 2.5. Elimination of primary switch snubbers and switching losses leads 
to a higher switching frequency, and 100kHz was considered for this research. 
2.1 ACTIVE POWER FACTOR CORRECTION 
The AC mains supply harmonics regulations of IEC 555-2 will require an input power 
factor of up to 0.98 at power levels of 600 to 3700W, whereas a power factor of 0.65 
is typical with no power factor correction. Active power factor correction is 
considered necessary above 400W, and this is normally implemented using a boost 
converter, which typically achieves a power factor of 0.98 and outputs 390V [Tarter, 
1993; Taylor and Bishop, 1992]. 
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It was considered necessary to quantify the 100Hz ripple voltage which appears across 
the energy storage capacitor at the boost converter output, because the current ripple 
may affect the choice of capacitance value or the minimum DC-DC converter input 
voltage. Neglecting power losses and assuming unity power factor the peak to peak 
100Hz voltage ripple OVES across the capacitor CES at mains frequency f, for an 
average power throughput p(Av) and an average capacitor voltage VES(Av) can be shown 
to be given by; 
AvES = 
7L . f. CES' VES(AV) 
To output 3kW, assuming 80% efficiency for the DC-DC converter, P(Av)=3750W. 
If VEs is allowed to drop during 20ms of mains failure from 390V to 321V whilst 
supplying 3750W, then CES=3300µF. When a 50Hz mains supply is present the peak 
to peak voltage ripple across the bulk capacitor iVEs=18.6V, giving 380V<VES<400V, 
which was not considered to be a large enough variation to significantly affect DC-DC 
converter design. 
Compared to the input circuit of section 1.1.1 the required capacitance value is 
reduced from 7500µF to 3300µF, reducing capacitor size and cost, and the minimum 
capacitor voltage is increased from 242V to 321 V, allowing a higher transformer turns 
ratio which reduces primary currents and secondary voltages. The increased input 
power factor allows more power to be drawn from the AC supply and reduces some 
input circuit component RMS current ratings for a given power input. The boost 
converter can provide a universal input by boosting input voltage more for operation 
off low line voltages, although this requires some components to be capable of 
handling higher currents. 
Active power factor correction increases the cost, size and power losses of a power 
supply, compared to a conventional rectifier circuit. These disadvantages prevented 
the use of active power factor correction in typical commercial power supplies [XP 
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PLC, 1994]. 
2.2 MAGNETIC COMPONENT DESIGN INNOVATIONS 
2.2.1 Isolation schemes 
Electrical isolation and screens in off-line power supply transformers reduce the space 
available for windings, due to insulation (of typically 3 layers of 0.04mm thick film 
plus a safety screen at least 0.15mm thick) between primary and secondary layers and 
4mm of end insulation to achieve 8mm creepage distance. Proposed alternatives to 
these conventional requirements are reviewed below. 
Wire with four or more layers of insulation can be used to avoid end insulation [W 
L Gore Ltd, 1993], but this can increase the total amount of insulation due to thick 
insulation between turns within each winding. Plastic mouldings can be used for 
toroidal cores [Wyns, Bogaerts, Van Eck and Mathys, 1993] but the published 
arrangement is patented and uses metallised plastic components which may be difficult 
to source. For planar magnetics designs plastic insulation can be welded around the 
windings to eliminate the need for end insulation [Weir, 1994]. Double bobbins for 
conventional designs [Miles Platt Ltd, 1995] also overcome the need for end insulation 
but require single blocks of primary and secondary windings to be separated. 
At the power levels and switching frequencies considered in this research conductors 
with large cross sections and many primary to secondary interfaces are required to 
limit winding losses. These requirements are not compatible with single blocks of 
primary and secondary windings, large enough toroidal cores are not available, 
suitable conductors with four layers of insulation are not commercially available, and 
planar construction is not desirable (see section 2.2.2). 
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2.2.2 Core shapes and planar magnetics 
The maximum power throughput of a loss limited transformer with a given maximum 
core flux density and maximum winding current density is dependant on core and 
winding cross-sectional areas. Core and winding losses are proportional to their 
volumes, which are roughly proportional to the magnetic path and mean turn lengths 
respectively. To minimise losses for a given power through-put magnetic path and 
mean turn lengths must be minimised, and arrangements which are considered to be 
close to optimal use POT or toroidal cores. The rectangular cross-section of the 
toroidal core and of the POT core enclosed toroidal volume has an optimum ratio of 
the dimension parallel to the toroid axis relative to the radial dimension, and this ratio 
is greater than three [Snelling and Giles, 1983]. 
Low profile cores have been proposed for use in transformers and inductors which 
operate at high frequencies. Low profile cores have longer mean turn and magnetic 
path lengths, for given core and winding cross-sectional areas, than conventional 
transformers, and so will have higher power losses for a given power through-put. 
Because of the higher power losses low profile core shapes should only be considered 
for applications where height is limited. 
Planar magnetics is the use of windings having turns in layers which are perpendicular 
to the magnetic field created by the windings. The windings are created using multi- 
layer printed circuit boards or by stacking copper stampings and insulating washers. 
This gives more accurate winding geometry and lower spreads of stray inductance and 
capacitance values [Estrov and Scott, 1989]. At high current levels windings and 
terminations with large cross sectional area are required which are difficult to make 
using printed circuit board technology. For optimum winding layer thickness [Carsten, 
1986a] at high current it is necessary to have wide turns, with a large difference 
between outer diameter and inner diameter, which would increase the magnetic path 
length and decrease efficiency. 
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2.2.3 Transformers made using multiple cores 
Multiple core transformers have been proposed which can be made by connecting 
transformers together, by combining cores to make a large core, or by a combination 
of these techniques [Williams and Grant, 1992]. 
The connection of multiple transformers was evaluated by comparing a number U of 
transformers of unit volume to a single scaled up transformer of volume U, for the 
case where power through-put is limited by heat dissipation. The large transformer 
has a surface area U2" times that of each unit transformer, and so can dissipate U13 
times the heat of a unit transformer for the same surface temperature rise, compared 
to U times for U unit transformers. The surface area per unit volume for the large 
transformer is U'/U=U'13 times that of a unit transformer. Core and winding loss 
densities must be reduced by Ul/' times for the large transformer to avoid overheating 
and to maintain its loss balance. 
The hysteresis loss per unit volume PH=KH. BU (W) (where KH is the hysteresis loss 
constant) for each unit transformer, for the single large transformer PH=KH. BU". U' 
1/3_KH BL" (W), and BL=U'1/(3") Bu (T). Assuming that the winding loss per unit 
volume PW is proportional to the square of current density J, PW=KW. Ju2 (W) (where 
KW is the winding loss constant) for each unit transformer, and for the large 
transformer Pw=Kw. JU2. U'1/3=KW. JL2 (W), giving JL=U"1/6. JU (Am"). 
Power through-put for each unit transformer PTH=Kp. BU. AE. JU. AW (W), and for the 
large transformer PTH=Kp. BU. U-1/(3n) AE. U13. JU. U'1/6. Aw. U2/3 (W). For n=2.5, which is 
typical of manganese zinc ferrites, the power throughput of a single large transformer 
is U"° times that of U unit transformers, which exceeds 1 for U>1, showing that the 
single large transformer has a higher power throughput. 
It has been assumed that all dimensions scale the same. The optimum copper 
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thickness of winding layers gives a number of layers which is proportional to winding 
depth, and so the sum of the constant thicknesses of inter-layer isolation is 
proportional to winding depth, and will scale in the same proportion as other linear 
dimensions. End insulation is a larger proportion of winding cross-sectional area for 
small transformers than for large transformers, and so large transformers will tend to 
have higher winding fill factors, which lowers their winding losses. As transformer 
size increases core eddy current losses become significant, reducing the benefits of a 
single large transformer. A limit to the maximum core cross-sectional dimension is 
set by dimensional resonance, which limits the maximum transformer size that can be 
used without special measures to avoid dimensional resonance. 
Transformer internal temperatures are proportional to heat dissipation and thermal 
resistance. Heat dissipation for a scaled up elementary volume is U"1/3. U=U2/' times 
that of a unit transformer, and its internal thermal resistance is proportional to length 
over area, which is proportional to U1"/U23=U"` times that of the unit transformer. 
The large transformer internal temperature rise is therefore Uv3. U-1/3=U`h'3 times that 
of a unit transformer. A typical internal temperature rise of 15°C for a unit 
transformer, would rise to 18.9°C for U=2 and 32.3°C for U=10, which would reduce 
the typical available surface temperature rise from 35°C to 31.2°C and 17.7°C 
respectively, significantly reducing heat dissipation and power through-put. 
The power through-puts are similar, but the single large transformer dissipates less 
heat, and so is more efficient than multiple smaller transformers. The increased 
number of components, and the increased number of connections would be significant 
disadvantages of using more than one transformer. Multiple cores could be used to 
reduce maximum component height, to enable the use of small cores with lower loss 
ferrites, or to reduce the internal temperature rise. For this application transformer 
height is not restricted, the advantage of lower loss cores would be diminished by the 
increasing losses for multiple cores, and the internal temperature gradient of a single 
transformer was considered to be acceptable. A single transformer is therefore 
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preferred for this application. 
Combining cores to make a single large core may cause the geometry to change 
significantly from the near optimal pot and toroidal core shapes. This is the case if 
cores are stacked, when the increase in mean turn is proportional to the number of 
cores, and core cross-sectional area, whereas the mean turn for scaled up cores 
increases in proportion to the square root of the core cross-sectional area. 
Core shapes which can reasonably be combined to make a single large core are 
toroids, E, U, and I cores, which can be stacked. U and I cores can also be arranged 
to make large cores which have square cross-sections. Stacking cores increases the 
mean turn in proportion to the magnetic cross-sectional area, compared to an increase 
proportional to the square root of core cross-sectional area for scaled up core shapes. 
The longer mean turn created by stacked cores increases winding losses compared to 
scaled up cores. Creating large cores with U and I cores requires a square core cross- 
section which gives a mean turn over 12% longer than for circular cross-section cores. 
2.2.4 Integrated magnetics 
It is possible to reduce cost and power losses by combining more than one magnetic 
component on one core [Severns and Bloom, 1985]. Windings can share the same 
flux if their volts per turn are equal at all times, and fluxes can be added or 
subtracted, using a core with more than one flux path. 
2.2.4.1 Coupled filter inductors 
The windings of output filter inductors in each output of a multiple output buck 
derived converter can be wound on one core, such that they have a high coupling 
coefficient. This improves the cross-regulation, reduces the number of components, 
and can reduce minimum load current for continuous mode operation [Unitrode 
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Corporation, 1993a]. 
Windings which share the same core flux have different leakage inductances. This 
can be used to steer ripple current into one of the windings by making one leakage 
inductance much larger than the other, such that its switching frequency impedance 
is much larger, which makes most of the ripple current flow in the lower impedance 
winding. Ripple current can theoretically be eliminated from one winding of a two 
winding inductor [Cük, 1983], but this can require an additional tuning inductor. 
Steering of ripple current into the highest voltage output minimises output capacitor 
cost due to the better performance of higher voltage capacitors. 
This technique is not applicable to the single output prototype converter specification, 
but should be considered for multiple output power supplies. 
2.2.4.2 Combined transformer and filter inductors 
Two filter inductors can be wound on separate legs of a three limb core, such that the 
difference of the fluxes flows in the third leg, which has the transformer windings. 
Alternatively for a three limb core, flux ripple of an inductor on one leg and a 
transformer on another can be made equal such that the third leg has low flux ripple 
and low core losses [Basset, 1991]. 
If the maximum inductor flux is close to the saturation value, its peak flux ripple 
component, which is equal to the peak transformer flux, will be approximately 10% 
of the saturation level. If the transformer leg has the same magnetic cross-sectional 
area as the inductor legs a large number of transformer turns would be required. A 
special ferrite core with one leg having a cross-sectional area much smaller than the 
two other legs would be prohibitively expensive for this application. High frequency 
transformer design is usually loss limited, which requires operation below the 
saturation flux density, and which alleviates this problem. 
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The only suitable standard cores for such a magnetic circuit are 'U' and 'I' pieces 
which would require special bobbins, be more difficult to wind large cross-section 
conductors on than circular cross-section cores, and have a larger mean-turn to core 
area than circular cross-section cores. 
The integrated magnetics version was not considered to be an improvement, compared 
to a transformer and an inductor wound on separate PM cores, because of the added 
difficulties of construction and the reduced power through-put. 
2.3 INSULATED GATE BIPOLAR TRANSISTORS (IGBTs) 
IGBTs are claimed to be superior to MOSFETs because of lower conduction losses, 
due to being minority carrier devices, and lower cost, due to requiring approximately 
one third of the silicon area for the same power handling capability. They combine 
the ease of drive of MOSFET switches, due to their MOS gate, with the lower 
conduction losses of power bipolar switches. But they have a recovery charge (tail 
current) at turn-off, which causes a large turn-off loss, whereas MOSFETs do not have 
a significant recovery charge at turn-off. 
Manufacturers can decrease the recovery charge by reducing minority carrier 
recombination time, but this results in higher conduction losses and increased turn-on 
losses [Clemente, 1994]. Families of IGBTs are made which are optimised for 
different ranges of switching frequencies by having different recombination times. 
The highest frequency IGBTs are recommended for use above 10kHz, and so are 
considered here. Increasing power handling by connecting IGBTs in parallel involves 
allowing for current sharing unbalance of 50% to 70%, compared to 20% for 
MOSFETs. 
IGBTs are compared to MOSFETs for use in a constant frequency PWM buck 
converter with a full bridge primary and zero voltage switching (ZVS) transitions (see 
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section 2.4), designed to meet the prototype converter specification, and supplied by 
a power factor correction converter. 
With an input voltage in the range 320-400V a transformer turns ratio of 5: 1 can be 
used, which gives a primary current of 12.5A at full load. Assuming switch operation 
with 12.5A at 50% duty-cycle and the off-state voltage 390V, the IRGPC40U IGBT 
or two IRFP450 MOSFETs in parallel would be suitable. 
MOSFET switching losses can be eliminated using ZVS resonant interval schemes, 
and the conduction losses of two IRFP450 MOSFETs connected in parallel would be 
approximately 27W at 50% duty cycle, for an on state resistance of 0.752 per 
IRFP450. 
IGBT conduction losses would be 15.7W. If the voltage and current transitions are 
linear and take the same time the power loss due to switching would be one third of 
data book values for abrupt voltage transitions, which would give switching losses of 
approximately 0.3mJ per cycle. The heat dissipation capability of the TO-3P package 
would limit the maximum frequency to approximately 30kHz for a junction to 
heatsink temperature difference of 20°C. Parallel connection of IGBTs would not 
reduce total power losses significantly, but would allow operation at a higher 
frequency with higher losses. 
The use of MOSFETs with lower conduction resistance would allow higher efficiency 
to be achieved than with IGBTs at any frequency, but would cost more. The increase 
in MOSFET cost would be partly compensated for by reduced heatsink size, reduced 
input circuit power throughput and reduced electricity bills. As the number of 
MOSFETs in parallel is increased gate drive circuit losses increase, conduction losses 
decrease, and an optimum number for maximum efficiency at full load current could 
be found. A large number of MOSFETs would reduce low load efficiency due to the 
large gate drive circuit losses. 
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This comparison may be considered to be unfavourable for IGBTs because ZVS is 
used rather than zero current switching (ZCS), and ZCS can reduce the tail current 
significantly (see section 2.4). ZCS does not eliminate charge dumping at turn on, and 
for the IRGPC40U switching 390V the loss would be less than 0.5W at 30kHz. A 
more significant problem with ZCS is that an anti-parallel diode conduction interval 
of duration which is approximately equal to the recovery time is required to avoid tail 
current losses, and this time reduces the available duty cycle [Bendel and Rinehart, 
1989; Rangan, Chen, Yang and Lee, 1989]. 
MOSFETs were preferred to IGBTs because they enable operation at higher 
frequencies by eliminating switching losses. 
MOSFETs have a lower conduction voltage drop than IGBTs at low load current, 
which would tend to give higher efficiency at low load currents, and make the 
converter more suitable for use with load systems which have low power "sleep 
modes". 
2.4 LOSSLESS SWITCHING TECHNIQUES 
Switching losses include switch voltage and current overlap losses at turn off and at 
turn on, capacitive discharge losses at turn on, drive circuit losses, and losses due to 
current tailing at turn off (reverse recovery) and voltage tailing at turn on (forward 
recovery). Switching losses of power switches can be reduced using faster switching, 
snubbers, lossless snubbers and resonance. 
Faster switching reduces the overlap time of voltage and current which reduces energy 
dissipated each switching transition, at the cost of a more powerful drive circuit. 
Snubbers can significantly reduce switching losses by slowing voltage rise at turn-off 
or current rise at turn on such that the transistor is fully off or fully on before output 
37 
Analysis of recent innovations and changes to requirements 
voltage or switch current have risen significantly [McMurray, 1980]. Turn on 
snubbers increase total losses at turn off, turn off snubbers increase total losses at turn 
on, and total switching losses increase with snubber effectiveness. Lossless snubbers 
recycle energy stored in snubber components using additional passive components 
which form resonant circuits [Todd, 1993]. The number of additional components 
may be minimised by using and enhancing circuit parasitic components. If the power 
converter waveforms are made to resonate, as in resonant converters, switching 
transients can be controlled to minimise power switch switching losses without the 
addition of snubbers. 
Resonance has been applied to converters in many ways to reduce switching losses 
and eliminate snubbers. Resonant circuits can be placed in the DC input (resonant DC 
link converters) [Agelidis, 1990], in the legs of bridges (resonant pole converters) 
[Barbi, 1991], around the power switches (resonant switch converters) [Lee, Tabisz, 
and Jovanovic, 1989], and in the . 
inverter output circuit (load resonant converters) 
[Steigerwald, 1984]. 
Resonance of switch voltage or current increases switch voltage or current ratings 
compared to square wave converters, which is a significant disadvantage [Lofti, 
Vorperian and Lee, 1988; Schlect, 1988]. Resonant interval schemes have lossless 
switching transitions, giving quasi-square wave voltage and current waveforms 
[Vorperian, 1988], and this is preferred because it increases switch ratings less. 
Zero voltage switching (ZVS) and zero current switching (ZCS) eliminate switching 
losses due to voltage and current overlap at turn-on and turn-off, but ZVS also 
eliminates capacitive discharge losses at turn on, giving lower losses with MOSFET 
switches [Lee, Tabisz and Jovanovic, 1989]. ZCS would appear to be suited to the 
reduction of reverse recovery losses by low di/dt prior to turn off, and by reverse 
conduction prior to switch turn off. 
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The zero voltage ý switching resonant transition scheme may be applied to bridge 
circuits if the load is inductive [Carsten, 1986b]. The circuit schematic diagram and 
ideal waveforms are shown in Fig. 2.1. When MOSFETs are used with this scheme 
for SI and S2 the MOSFET parasitic anti parallel diodes are DI and D2, and 
MOSFET output capacitances plus any stray capacitances form Cl and C2. The slow 
parasitic diodes may be used in this scheme with high frequency switching because 
reverse recovery takes place during MOSFET conduction, and reverse voltage is 
applied almost half a cycle after diode conduction. 
Practical isolated DC-DC converters employing ZVS transitions use load current 
flowing via the transformer leakage inductance, transformer magnetising current, 
output filter inductor current, or auxiliary inductors to provide the inductive current 
which drives the voltage transitions. 
To achieve lossless turn on with ZVS resonant transitions the MOSFET must be 
turned on fully during anti-parallel diode conduction, which requires accurate switch 
turn on timing and an anti-parallel diode conduction interval which is longer than the 
MOSFET turn on time. 
To achieve lossless turn off the MOSFET must turn off fully before its output 
capacitance has charged significantly. During turn off MOSFET current is 
commutated from the channel to the drain to source capacitance CDs in parallel with 
the drain to gate capacitance CDG and in parallel with any other circuit capacitances 
[Lofti, Vorperian and Lee, 1992]. If ZVS is achieved all of the switch current flows 
via the capacitances, with zero channel current. If the gate drive circuit sinks more 
than the current which flows via Cps, with the gate to source voltage at the turn on 
threshold, then the MOSFET will be fully turned off during the rise of drain to source 
voltage and the turn off switching losses will be negligible. 
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2.5 THE CURRENT DOUBLER RECTIFIER 
The current doubler rectifier [Peng, Hannigan and Siersen, 1991] and the centre tapped 
rectifier circuits and waveforms are given in Fig. 2.2. Compared to the centre tapped 
rectifier, the current doubler rectifier has a more simple transformer secondary 
winding, which improves transformer efficiency, but it requires two inductors, not one. 
The rectifiers were compared for the condition where the sum of the current doubler 
inductor currents equals the centre tapped rectifier inductor current. This requires the 
inductance values of the current doubler rectifier inductors to be double that of the 
centre tapped rectifier inductor. 
The current doubler rectifier average inductor currents are each half of the load 
current, but the peak current in each inductor and the required energy storage are 
more than half that of the centre tapped rectifier inductor. If the centre tapped 
rectifier is designed for a peak to peak inductor current ripple of 20% of the full load 
current at a duty cycle D=0.5, then it can be shown that at full load output current, 
the ratio of energy stored in the centre tapped rectifier inductor EL to the sum of the 
energies stored in the current doubler rectifier inductors ED is; 
ED 
_9 -2. 
D (2.2) 
EL - 
(7-2. 
D)i 
For the case of maximum energy storage requirement, at maximum ripple current 
when D=0.5, the sum of the two current doubler inductor energies is 1.776 times that 
of the centre tapped rectifier inductor. 
With a larger ripple current and halved average current, it may be expected that 
current doubler rectifier inductor current becomes discontinuous at a lower load 
current level. After current in an inductor has fallen to zero VO is applied to the 
transformer secondary if the primary is open circuited (and inductor current remains 
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zero in discontinuous mode), or inductor current reverses (with transformer current 
reversal maintaining continuous mode) if the primary is short circuited. 
The increase in transformer efficiency is off-set by an increase in the total size of the 
output inductor(s) and by requiring two inductors not one. 
For converters with low output current ripple the increased total energy storage 
requirement and total volume may be low enough to enable use of the current doubler 
rectifier to improve transformer design. 
2.6 CONCLUSIONS 
The prototype converter should be designed to allow use with an active power factor 
correction pre converter, since this will become necessary for many applications. 
Magnetic component design innovations were shown to have significant disadvantages 
for this application, due to requiring special components, or due to worse performance 
than conventional designs. 
MOSFETs are preferred to IGBTs at high frequencies, due to lower switching losses. 
Analysis suggests that the use of zero voltage switching resonant transitions would 
achieve significant improvements by eliminating primary snubbers and transistor 
switching losses. 
The current doubler rectifier circuit was shown to be significantly larger than a 
conventional center tapped rectifier due to increased ripple current. 
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CHAPTER THREE 
CONVERTER CHOICE 
The most suitable DC-DC converter for this application was identified by a 
comparative assessment of proposed DC-DC converters. Converters which combine 
the advantages of suitable conventional converters, as described in section 1.2, and of 
advantageous recent innovations, as assessed in chapter 2 were compared. 
Desirable conventional converter features were found to be an L-C output filter, 
bidirectional transformer excitation, primary bridge connections and the centre tapped 
secondary connection. Of the recent innovations the use of ZVS resonant intervals, 
which enable the elimination of switching losses and snubbers with the minimum of 
component rating increases and whilst using PWM control at constant switching 
frequency, was found to be desirable. 
3.1 PHASE SHIFT CONTROLLED FULL BRIDGE CONVERTERS 
ZVS transitions are applied to full bridge converters with the output voltage 
controlled, at constant frequency, by the phase shift between bridge leg voltages. In 
the basic converter the inductive current which drives ZVS transitions is provided by 
load current flowing in the transformer leakage inductance, and primary leg voltages 
are clamped to the DC input rail voltages except during switching transitions. 
3.1.1 Description of operation 
A circuit diagram and typical waveforms are given in Fig. 3.1 [Fisher, Ngo and Kuo, 
1988; Satiate, Vlatkovic Ridley, Lee and Cho, 1990]. The components are as for a 
conventional hard switched converter but no primary snubbers are required, and 
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transformer leakage inductance may be designed to be higher than minimum. PWM 
control is achieved by phase-shifting the quasi square voltage waveforms at each end 
of the transformer primary winding. The full bridge leg with voltage transitions that 
ideally reduce transformer primary winding voltage to zero is referred to as the 
leading leg, and the other full bridge leg, which has voltage transitions that ideally 
apply the input voltage to the transformer primary winding, is referred to as the 
lagging leg. Converter operation is described below for a complete half cycle with 
respect to the circuit and waveforms of Fig. 3.1. 
Initially Q1, Q3, D5 and D6 have been conducting and IL(t) has built up to the level of 
IF'(t), at which instant D5 turns off, starting the power transfer stage at to. IL(t) 
resonates into secondary circuit capacitances, raising V2'(t) to VI. V2(t) overshoots, 
the peak voltage is increased by reverse recovery of D5, and the secondary voltage rise 
is controlled by snubbers. V2(t)-VO increases IF(t) until Q1 turns off at t,, starting the 
leading leg transition. IL(t) and IF(t) discharge the leading leg and secondary circuit 
capacitances until Q4 conducts at t2, after which Q4 is turned on and free-wheeling 
begins. IL(t) circulates via Q4 and Q3 while IF(t) is reduced by Vo until the lagging 
leg transition is initiated by turn off of Q3 at t3. IL(t) charges lagging leg capacitances 
resonantly, and Q2 may conduct reverse current before being turned on at t4, beginning 
current reversal. IL(t) is reversed by VI until D6 turns off at t5 ending one half cycle 
of operation and beginning power transfer in the reverse polarity. 
3.1.2 ZVS range limits 
To achieve ZVS in the lagging leg the energy stored in the leakage inductance must 
exceed the energy stored by the leg capacitances as they are charged from OV to V,. 
The voltage transition is resonant, with the peak voltage occurring after a quarter of 
a cycle if the voltage is not clamped. Switch turn on is timed to occur at the peak 
voltage to minimise switching losses when ZVS fails and to minimise ITH. A leakage 
inductance current threshold IL(TH) exists above which ZVS occurs, and below which 
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switch output capacitances are not fully discharged before turn on, causing turn on 
losses to occur; 
FB 
(3.1) I VI . 
It is normal to design for lagging leg ZVS to occur above a half to a third of full load 
current, which requires a value of LL which can be found by rearranging Eq. 3. l. 
Approximate requirements to achieve ZVS above one third of full load current for this 
application were found by assuming that the lagging leg capacitance CB=1.4nF (for 
four IRFP450 MOSFETs in parallel for each switch, and all other lagging leg 
capacitances being negligible), IL(t3)=6.25A (at one half of full load current (62.5A12) 
less peak filter inductor ripple current AIF=6.25A, referred to the primary via a 
transformer primary to secondary turns ratio N1/N2=4). With VI=390V, LL=5.4µH. 
The leading leg transition ZVS threshold current is lower than that for the lagging leg, 
for the same gap time, since the transformer primary current is the referred peak filter 
inductor current, and since the current can be assumed to be constant. Assuming that 
the current is constant during leading leg transitions ZVS will occur in the leading leg 
above a load current of 9.74A (assuming that IL=5.4µH, VI=390V, leading leg 
capacitance CA=1.4nF, AID 6.25A, and N, /N2=4) , compared to a 31.25A load current 
threshold for the lagging leg transition. 
3.1.3 Duty cycle reduction 
The current reversal time can be found using VI=LL. di/dt. With V1=390V, LL=5.4µH 
and di=28A at full load, current reversal time tR=388ns. If a reduction in secondary 
duty cycle of up to 10% is acceptable the converter switching frequency must not 
exceed 129kHz. 
To compensate for secondary duty cycle reduction the transformer turns ratio must be 
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decreased, or the minimum input voltage of the DC-DC converter must be increased 
to maintain constant secondary volt-seconds. Decreasing the turns ratio increases 
primary current, and secondary circuit voltages, in inverse proportion to the duty cycle 
reduction. Primary conduction losses would increase, with resistive conduction losses 
increasing in inverse proportion to the square of the duty cycle reduction. 
3.1.4 Comparison with the hard switching full bridge converter 
Compared to a full bridge hard switched converter conduction losses are higher due 
to inductive current flowing between power transfer intervals. If the leakage 
inductance is increased for a wide ZVS range from the minimum, usually used in hard 
switching converters, secondary duty-cycle would be reduced, which could require a 
higher primary to secondary turns ratio, and increase primary current and secondary 
voltage. The duty cycle reduction was assumed to be small enough to neglect for the 
purposes of this conduction loss comparison, and to simplify analysis current rise and 
fall times were assumed to be negligible. Secondary rectifier and output filter losses 
were not considered because they do not differ significantly. 
3.1.4.1 Primary switch conduction losses 
A simplified converter circuit and simplified waveforms for hard and soft switching 
full bridge converter control are given in Fig. 3.2. 
For the soft switching converter; 
Q2 and Q3 conduct IF' (t) via RDS for half of each cycle, and so their RMS currents 'LAG 
are; 
i 
ILA_ (3.2) 
2 
Ql and D4 conduct IF'(t) via RDS when they apply VI to the transformer and their RMS 
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currents ILEAD are; 
,r 
ILS (3.3) =Ip. 
,v2 
The average current flowing via each leading leg switch anti-parallel diode Ip is; 
ID =12D. IF (3.4) 
For the hard switching converter; 
All four MOSFETs conduct IF' when turned on, and MOSFET RMS current IQ is; 
IQ = IF (3.5) 
v2 
Total primary switch conduction losses for the soft switching converter PSS and for the 
hard switching converter PHS are; 
Pss = RDS. (IF) 2. (1 + D) + IF. VD. (1 - D) (3.6) 
PHS=2. D. RDS. (IF)2 (3.7) 
For the prototype converter specification, RDS=0.252, IF'=15.7A, VD=1. OV, and with 
active power factor correction D=0.7, giving PSS=89W and PHS=69W. 
3.1.4.2 Transformer power losses 
The phase shift controlled full bridge converter transformer current waveforms differ 
from those of the hard switching full bridge converter, except when duty cycle, D is 
one when the waveforms are identical (see Fig. 3.2). For the hard switching converter 
the RMS primary current Ip=D1/2. IF', the RMS secondary current, Is=(l+D)`/2. IF' / 2, 
and the total winding loss, PW =IP2. R1+2. IS2. R2. Substituting IF'. (N1 / N2) for IF; 
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PW = (IF) 2. D. R1 +12 
(L21 
) 
2. 
R2 (3.8) 
IV 
) 
Assuming that all transformer turns are of equal length 'T, and with the winding cross- 
sectional area AW split such that the cross-sectional areas of windings are K1. AW and 
K2. AW (K1+2. K2=1) for primary and each secondary respectively; 
P -If 
P. 1T. 
D. 
Nl 
+ 
1+D Nl 2 N2 (3.9 ) 
w" AW Kl 2I N2 I K2 
The minimum Pw occurs when K1=(D2+D)'n-D. For normal operation at D=0.7 
K1=0.39 and K2=0.31 give minimum losses for the hard switching converter, and for 
the soft switching converter D=1 giving minimum losses at K1=0.41 and K2=0.29. 
Resistance is inversely proportional to cross sectional area so R, (zvs)=0.94. R1(m) and 
R2(zvs)=1.04. R2(ws). Ir(zvs)=D-'n Ip(Ws) and Is(zvs>=(2/{ 1+D})1n. Is(ws), which gives 
Ip(zvs)=1.20. Ip(Ws) and Is(zvs)=1.09. Is ws) at the normal duty cycle of 0.7. For the hard 
switching converter the losses in the primary winding Pp and the sum of the secondary 
winding losses PS are related by; 
P= l+D 
Kl 
P (3.10) S 2. D. K2. P 
Thus for the hard switching converter Ps(ws)=1.56xPp(ws) and Pw(ws)=2.56xPp(ws). For 
the soft switching converter Pp(zvs)=0.94x1.202xPP(H, s)=1.23XPp(H/S), 
Ps(zvs)=1.04x 1.092xPs(ws)=1.23xPs(ws), so Pw(zvs)=Pp(ws)x(1.23x 1.56+1.35), 
Pw(zvs)=3.26xPp(s)g and Pw(zvs)=1.27xPw(ws). 
To maintain core and winding loss balance the ZVS converter transformer has less 
turns than the hard switching converter by a factor K. Assuming that core losses are 
proportional to B2.5 core losses are proportional to K'2.5, and assuming that winding 
losses are proportional to the square of current density, winding losses are proportional 
to W. To maintain core and winding loss balance 1.27xK2=K 2.5 , K=0.95, and core 
and winding losses for the ZVS converter transformer are 14.4% higher than for the 
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hard switching converter transformer. For the PM 114/93 core used in section 1.3 this 
increase would be approximately I W, which would not significantly affect converter 
efficiency, but could significantly increase transformer temperature. 
3.1.4.3 Switching losses 
With a leg capacitance of 1.4nF, as used in section 3.1.2, and assuming each leg of 
the hard switching converter bridge has a total snubber capacitance of 4.2nF, the 
capacitive discharge energy in the primary at VI=390V is 1704µJ per cycle. These 
switching losses would give a power loss of 34W at the minimum acceptable 
operating frequency of 20kHz, and elimination of this loss using ZVS would be a 
significant advantage. Switching losses are proportional to frequency, and so this 
20kHz example is most favourable for the hard switching converter. 
The loss of ZVS at low load currents does not require a higher power dissipation 
capability for the switches because the total switch losses are less due to the reduction 
in conduction losses from those at full load current. Full load current conduction 
losses were calculated to be 89W, and 89W of switching losses with no snubbers 
would occur at over 200kHz. 
3.1.5 Extending the ZVS range 
To increase the load current range for which ZVS occurs the transformer series 
inductance LL can be increased or additional current can be provided. The 
disadvantages of loss of ZVS are switching losses, which reduce low load efficiency, 
and loss of control of switch output voltage transients. 
3.1.5.1 Enhanced transformer leakage inductance 
LL can be increased by increasing the separation between transformer primary and 
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secondary windings, and by adding a discrete inductor in series with the transformer 
primary winding. Adding a discrete inductor increases the number of components but 
enables minimisation of winding leakage fields and hence of eddy current losses in 
the transformer windings. As LL is increased the load current above which ZVS 
occurs in the lagging leg reduces, but the reduction of secondary duty cycle due to 
current reversal time increases. This may require a reduced transformer turns ratio, 
which would affect component values, increase component ratings and increase 
conduction losses. Results of an analysis of the balance between high LL for a wide 
ZVS range and low LL to maximise transformer turns ratio are presented in chapter 
five. 
Adding a saturable inductor in series with the transformer primary winding [Hua, Lee 
and Jovanovic, 1991] can provide the inductive energy for ZVS with a smaller 
reduction in secondary duty cycle than an inductor of constant value would give. 
Transformer primary current reduces rapidly during the lagging leg transition until the 
inductor comes out of saturation near to zero current, di/dt reduces, and the energy 
stored in the core is used to drive the lagging leg voltage transition with a low current. 
The constant volt-seconds required to saturate the inductor, give a constant duty cycle 
reduction, compared to a duty cycle reduction which is proportional to load current, 
for an inductor of constant value. Inductors which saturate in both polarities at the 
switching frequency have large losses and so this scheme was not considered further. 
Saturable inductors can be placed in series with the secondary rectifiers to slow 
transformer current di/dt at the start of current reduction, during the lagging leg 
transition, and at the end of current reversal, during diode reverse recovery. The 
saturable inductors would prevent secondary free-wheeling immediately after the 
leading leg transition. The intended operation may fail due to saturation during the 
free-wheeling stage caused by negative rectifier output voltage created by over-shoot 
of the fall of secondary voltage or by voltage drops in the primary free-wheeling path. 
The variable inductance caused by saturation gives variable lagging leg transition 
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times, increasing the variability of the time at which the leg voltage reaches its peak 
value, and making ZVS more difficult to achieve. The high dildt when the core is 
saturated would be undesirable due to the larger voltages developed across stray 
inductances and increased electrical noise levels. The use of saturable inductors in 
series with the secondary rectifier diodes was not considered further due to the 
disadvantages given. 
3.1.5.2 Additional inductive current 
Additional inductive current to drive the primary voltage transitions can be provided 
by reducing the transformer magnetising inductance Lm [Fisher, Ngo and Kuo, 1988; 
Sable and Lee, 1989; Dalal, 1990], by connecting an inductor across the primary 
winding [Hamada, Ogino and Nakaoka, 1991 ], or by connecting an additional inductor 
from each bridge leg to V, /2 [Patterson and Divan, 1987]. The additional current adds 
to referred filter inductor current to drive primary voltage transitions, reduces the load 
current above which ZVS occurs, but also increases conduction losses. The effect of 
connecting an inductor across the transformer primary winding is similar to that of 
reducing the transformer magnetising inductance, and the following analysis which 
considers reduced magnetising inductance is applicable to both schemes. Circuit 
diagrams and waveforms for a converter which employs magnetising current, and for 
a converter with an inductor from each bridge leg to half of the supply voltage are 
given in Fig. 3.3. 
If magnetising current is used primary switch currents depend on peak magnetising 
current IM, referred filter inductor current IF' and duty cycle D. RMS current flowing 
in each lagging leg switch ILAG' RMS current flowing in each leading leg switch ILEAD' 
and average current flowing in each leading leg anti-parallel diode ID' were 
approximated by neglecting the current reversal stage, by assuming IF' is constant, and 
by assuming linear waveforms, as shown in Fig. 3.3(c); 
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ILAG= 
(I2) 2+ 
(1 - D) . IM. IF + 1M ,1- 
D1 C 3.11) 
ILS= P. (IF) 2+6. IM (3.12) 
ID= 12D. (IF + IM) (3.13) 
At a duty cycle of 0.7, and at full load (IF'=15.7A) ILA(, 'LEAD and ID increase from 
11.102A, 9.288A and 2.355A with IM=O to 13.291A, 9.668A and 3.533A for 
IM=IF'/2=7.85A, and to 12.458A, 9.459A and 3.140A for IM=IF'/3=5.233A. With 
RDS=0.212 and VD=1 primary switch conduction losses would increase from 88.519W 
for IM=O to 115.114W for IM=7.85A, and to 104.150W for IM=5.23A. 
For additional inductors from each leg to VI/2, having peak current IA, the simplified 
primary current waveforms of Fig. 3.3(d) would give; 
_ 
(IF) 2 IÄ (3.14) 
+6 , LAG 
ILS= (1F1) 2. D+IF. IA. (D-DZ)+IÄ. (D-D2+3 . D3 
(3.15) 
ID= 12D. (IF. +D . IA) (3.16) 
At a duty cycle of 0.7 the above currents at full load (IF'=15.7A) increase from 
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11.102A, 9.288A and 2.355A respectively with IA=O, to 11.555A, 10.845A and 3.179A 
for IA=IF'/2=7.85A, and to 11.305A, 10.293A and 2.904A for IA=IF'/3=5.23A. With 
RDS=0.2 and VD=l, primary switch conduction losses would increase from 88.519W 
for IA=O to 106.811 W for IA=7.85A, and to 99.308W for IA=5.23A. 
Calculation of the amount of additional inductive current IM required to achieve ZVS 
in the lagging leg for all load conditions is complicated by the transition having a 
second linear stage, as shown in Fig. 3.4. A two stage transition occurs when IM>IF' 
and IF'<ITH/2, because IL can only be reduced by 2IF' before IF has fully shifted from 
flowing via one rectifier diode to flowing via the other. After full reversal IM IF' 
charges the leg capacitance. After full reversal of load current primary leg charging 
current was assumed to be constant due to the large inductance values of LF' and LM. 
Equations of waveforms for the resonant stage of the transition are; 
IL( t) _ (IM+IF) . Cos 
rt1 
(3.17) 
l LL. CB) 
VB (t) = (IM+IF) . 
r-L 
. Sin 
t (3.18) 
CB 
(LL. 
cB) 
The time, t, when IL(t) has fully reversed, and when the linear stage begins is; 
t1= LL. CB. Cos"1 
IM IF (3.19) 
IM+IF 
At tl the leg voltage VB(t, ) is; 
VB(tl) =2. 
IM. IF. LL 
C'B 
(3.20) 
If the referred secondary circuit capacitance is negligible the linear stage equation for 
VB(t) is; 
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VB(t) =VB(tld + 
IF. 
(t-tl) (3.21) 
CB 
The switch is timed to turn on at t2; 
t2 2 LL. CB (3.22) 
The boundary between ZVS and hard switching is found when VB(t2)=VI; 
VI=VB(tl) +I ýIF. 
ý 2. LL. CB (3.23) 
CB 
Substituting for tl using Eq. 3.19 and VB(tl) using Eq. 3.20, and substituting k. IM for IF'; 
IM 
'TH 
(3.24) 
(1+k) 
. Sin 
I 1+k'+2 
. v%Ic 
The minimum IM to ensure ZVS can be found using Eq. 3.24, with the largest IM of 
0.677ITH being required at k=0.195. In practice a slightly larger current would be 
required due to the effects of secondary circuit capacitance and of power losses. 
Conduction losses can be reduced by switching the additional current such that it only 
flows for short periods. This has been done using saturable inductors which act as 
switches to prevent high current flow when unsaturated, due to their high inductance 
giving low di/dt, and which provide the required inductance when saturated [Harada, 
Sakamoto and Harada, 1990]. Alternatively active switches can be used [Hua, Leu, 
Jiang and Lee, 1992]. As switch conduction time is reduced to reduce conduction 
losses di/dt and electrical noise generated increase, and the required value of 
inductance reduces, for which current cannot be assumed to be constant throughout 
the voltage transitions. 
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3.1.5.3 Extending the leading leg gap time 
If the leading leg gap time exceeds the lagging leg gap time more time will be 
allowed for the leading leg voltage transition to be completed by the almost constant 
transformer current, ZVS will occur for lower load currents, and switching losses at 
low load current levels will be reduced. Extending the gap time delays MOSFET turn 
on which will increase conduction losses during the extended period if the conduction 
drop via the MOSFET channel resistance would have been lower than that via the 
anti-parallel diode. 
At maximum duty cycle leading and lagging leg MOSFETs will turn off together, both 
leg voltage transitions will occur, then the lagging leg MOSFET will turn on, and then 
the leading leg MOSFET will turn on. If current is low ZVS may fail and after 
lagging leg MOSFET turn on the leading leg voltage will reduce until leading leg 
switch turn on, increasing the switching losses. 
At minimum duty cycle the leading and lagging leg voltage transitions occur by hard 
switching at MOSFET turn on, because inductor currents are negligible. A minimum 
power transfer interval will occur between lagging leg MOSFET turn on and leading 
leg MOSFET turn on, during which energy stored in the leading leg capacitance is 
transferred to the secondary. 
3.1.6 Driving free-wheeling current to zero 
The free-wheeling current can be driven to zero by clamping leading leg voltage to 
primary voltage sources which oppose the primary free-wheeling current [Chen and 
Stuart, 1991], or by using the voltage of a capacitor in series with the transformer 
primary windings [Rinne, Theml and McCarthy, 1995]. This reduces conduction 
losses at the cost of lagging leg switching losses, and has been proposed to allow use 
of IGBTs by eliminating recovery losses of lagging leg IGBTs. The primary voltage 
56 
Converter choice 
drives free-wheeling current to zero and then current reverses, sweeping charge out 
of the leading leg IGBT that has been conducting, and preventing a tail current when 
reverse voltage is applied. Leading leg IGBTs do not have charge removed before 
voltage is applied, and so would have significant recovery losses. Duty-cycle is 
limited by the need for time for extra stages. 
A tapped output filter inductor can be used to apply a fraction of the output voltage 
to the transformer secondary winding during the free-wheeling interval [Hamada 
Michihira and Nakaoka, 1993]. This secondary voltage drives IL(t) to zero, reducing 
conduction losses. 
If IL(t) is driven to zero immediately at the start of the free-wheeling stage then the 
conduction losses would be approximately equal to those of a hard switching 
converter. 
A major problem with this scheme is that the current output by the filter inductor 
varies significantly, as Is(t) changes. To maintain inductor ampere-turns (AT), 
AT=I1N1 when IL(t)=IF' and AT=I2(N1+N2) when IL(t)=0, giving I2=I1N1 / (N1+N2). 
A filter inductor ripple current, which is a set fraction of load current, exists which 
must be added to the normal ripple current. Increasing N2 to apply a larger voltage 
to drive IL(t) to zero more quickly, then the filter inductor ripple current increases. 
The leakage inductance between NI and N2 in the filter inductor adds to transformer 
leakage inductance to limit the rates of rise and fall of IL(t). 
3.1.7 Control of secondary voltage transitions 
The oscillatory secondary voltage transitions can be controlled by damping using R-C 
snubbers, and by peak voltage clamps which can recycle some energy [Mweene, 
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Wright and Schlecht, 1989]. With the snubber resistance set for critical damping, and 
the snubber designed to limit the peak voltage to 1.5 times the referred primary 
voltage, the following relationship must be satisfied [McMurray, 1972]; 
. 71 
(3.25) IP 
FLCLS 
s0 
Vi " 
The referred DC-DC converter input voltage VI' is set by the specification and the 
transformer turns ratio, which is set by regulation requirements. The peak rectifier 
diode reverse recovery current IRm is approximately proportional to di/dt below 
10OA/ps for a typical diode [SGS-Thompson, 1993], giving; 
2 
LL 
10-7 
CS 0 . 71 N2) 
(3.26) 
With N, /N2=4 and CS=lOnF, LL_31.71H. This would give a typical power dissipation 
per snubber of over 25W (for V1=385V and f=33kHz), and would reduce secondary 
duty cycle by 7.6% (for ILF=Io(MAX)-HILF=62.5-6.25=56.25A, NI/N2=4, VI=385V and 
f=33kHz). The total snubber loss of over 50W would not be acceptable, and reducing 
Cs to reduce snubber losses would require a larger value of LL, which may affect the 
choice of transformer turns ratio or increase the minimum input voltage. 
To minimise power losses whilst limiting peak secondary circuit voltages a peak 
voltage clamp can be used (see Fig. 7.1), with dissipative snubbers which damp 
secondary circuit oscillations. For good damping the snubber capacitance should be 
approximately three times the total secondary circuit capacitance, and the snubber 
resistance is set to critically damp the oscillations. Given excess current IRMflowing 
into clamp voltage Vc via inductance LL', and from voltage VI', the clamp conduction 
time is calculated, which is then used to calculate the energy which has passed into 
the clamp Ec; 
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Ec = 
2L 
.( IRM .Nl2. 
VC 
I 
(3.27) 
i) Vc-VI 
Assuming that IRm is proportional to di/dt, as above, and if the clamp capacitor Cc is 
discharged via a resistor Rc into the output of the converter then the power dissipated 
in the clamp resistor PCR is; 
V2 _ 
PC = f. 
Vr 
. 
10'14. 
VC VO 
LN (3.28) L VC VI. 
N i 
For a given converter with voltages normalised to VI'=1 and Vo=D, Ec is proportional 
to (Vc-D)/(Vc-1), which gives PCR proportional to 3,2,1.5,1.33 and 1.25 for Vc=1.25, 
1.5,2,2.5 and 3 for the worst case of D=0.5. It can be seen that PCR is minimised if 
Vc is maximised, and so Vc should be set at the maximum voltage consistent with 
protection of the secondary rectifiers. However as Vc is increased snubber losses 
increase, and may limit Vc for a minimum total loss design. 
An active voltage clamp which recycles most of the energy [Sabate, Vlatkovic, Ridley 
and Lee, 1991] may be justified at high power levels, but clamp capacitor voltage 
rises as duty cycle is reduced which was considered to be a problem for single output 
converters allowed to go into discontinuous mode. 
A novel idea is to clamp the transient in the primary circuit [Redl, Sokal and Balogh, 
1990], but this requires an inductor significantly larger than the transformer series 
inductance LL to be connected in series with the transformer primary, requires 
additional primary clamping diodes, and requires small R-C secondary snubbers. 
3.1.8 Switching patterns 
The switching pattern can be altered whilst maintaining the advantages of ZVS. There 
are three patterns which circulate primary free-wheeling current via the upper switches 
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or via the lower switches. The phase-shift controlled converter alternates the free- 
wheeling path. Using the lower path only has been suggested to allow control using 
standard PWM control ICs [Tarter, 1993]. The patterns which always circulate current 
via the same path alternate leading and lagging transitions in each leg, and do not 
distribute conduction losses as evenly as the phase-shift controlled patterns. 
Ideally the power switches would be turned on when the anti-parallel diode began to 
conduct, or at a set time in the event of loss of ZVS, which would ensure minimum 
conduction losses for the case where MOSFET conduction drop is lower than anti- 
parallel diode conduction drop [Carsten, 1986b]. The power savings would be small, 
and at the cost of more circuitry which is difficult to implement due to the need for 
fast response. 
In the conventional ZVS full bridge converter the switches of both legs are controlled 
with a short gap time between turn off of one switch and turn on of the other switch. 
At low load current levels the leading leg transition may not be complete before 
switch turn on, which would cause hard switching (see section 3.1.2). The switch 
which is turned on does not have to be turned on until transformer current has been 
reduced to zero, because its anti-parallel diode conducts for this period. By delaying 
turn on until just before current reversal ZVS could be maintained for a wider range 
of load current. A new switching pattern was proposed [Cliffe and Manning, 1993] 
in which leading leg switch turn on is delayed such that it is simultaneous with 
lagging leg turn on. Conduction losses are increased using this switching pattern 
when the anti-parallel diode voltage drop exceeds the MOSFET conduction drop. The 
threshold current at which this occurs is the anti-parallel diode voltage drop divided 
by MOSFET drain to source resistance. For 0.252 and 0.7V respectively, I=3.5A. To 
assess this new switching pattern it was necessary to quantify the reduction in 
switching losses and the increase in conduction losses, and this was done in chapter 
5. The reduction in hard switching would also reduce electrical noise generated, but 
any benefits of this would be dependant on components used and circuit lay-out. 
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3.1.9 Operation with no filter inductor 
The full bridge ZVS converter has been considered for use with no output filter 
inductor, with transformer secondary current rectified directly into the output capacitor 
[Kheraluwala, Divan and Bauman, 1990]. The converter is not of buck type. When 
V, is applied to the transformer, current is reversed linearly by V, +Vo' until IL=O, after 
which IL rises driven by V1-V0'. When transformer voltage is zero IL is reduced 
linearly by VO'. VI is applied to the transformer in the reverse direction before IL has 
been reduced to zero, with IL driving the voltage transition. Transformer current 
would have a poor form factor, and component RMS currents would be higher. This 
scheme was not considered to be practical because of the large peak to peak output 
capacitor ripple current. 
3.1.10 Operation with resonant current 
Switching above the natural resonant frequency of a resonant load circuit ensures that 
inductive current is available to drive primary voltage transitions [Mucko and Langer, 
1989]. This converter suffers from poor current form factor, compared to PWM 
converters, but the lower di/dt would reduce IGBT and rectifier diode turn-off losses, 
and reduce noise generated by di/dt. A series-parallel resonant network was used, 
which balances the disadvantages of high low load conduction losses of parallel 
resonant converters with the load dependence of series resonant converters. This 
converter allows ZCS with ZVS for the primary switches, but control can only be 
achieved at the cost of loosing ZCS. This would not be a big disadvantage if normal 
operation was with ZCS and ZCS was only lost during mains failure. Unfortunately 
output voltage is maximum at resonance, and so ZCS would not normally occur. 
Circulating current in the parallel capacitor would add to conduction losses, and the 
output capacitor would conduct a high ripple current. 
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3.1.11 Operation with a current doubler rectifier 
The output filter inductor current can be used to drive leading and lagging leg 
transitions when transformer current reverses [Kutkut, Divan and Gascoigne, 1995]. 
Reversal of transformer current requires high inductor current ripple and would give 
high RMS currents compared to average currents, giving high resistive losses. Other 
disadvantages of the current doubler rectifier have been mentioned in chapter 2. 
3.2 HALF BRIDGE CONVERTERS 
The half bridge primary connection was the preferred hard switched converter choice, 
and so versions with ZVS resonant transitions were considered. 
3.2.1 The half bridge converter with an active clamp 
It was realised that to allow operation with the lower switch voltage equal to half of 
the DC input voltage between power transfer intervals an active clamp to the half 
bridge capacitor center connection would be required, and the new converter of Fig. 3.5 
was invented. At turn off of a half bridge switch inductive current would linearly 
charge/discharge half bridge switch capacitances to half of the DC input voltage, when 
the clamp conducts. The inductive current free-wheels via the clamp until clamp 
switch turn off, and then resonantly charges/discharges the half bridge switch 
capacitances to complete the voltage transition before turn on of the other half bridge 
switch. The clamp switches must be MOSFETs, with series diodes, rated at half of 
the DC input voltage. With a minimum duty cycle of 50% the current rating would 
be the same as for the half bridge switches. The clamp circuit would be expensive 
and would dissipate more conduction losses at 50% duty cycle than the half bridge 
MOSFETs with the same conduction resistance. The clamp also eliminates the 
inherent half bridge protection against DC saturation of the transformer. 
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3.2.2 Two phase shifted half bridge converters 
Half bridge connections can be operated with ZVS resonant transitions by allowing 
a short "gap" time between conduction of the switches. To balance the half bridge 
capacitor voltages the switches are operated at equal duty cycles, which approach 
50%, and a 50% duty cycle square wave voltage is output. 
Two half bridge converter output voltages can be combined such that a phase shift 
between the output voltage waveforms controls the voltage conversion ratio. Two 
transformers can be used to add the voltage waveforms [Jones Kerfoot and Milberger, 
1987; Hamada, Kanazawa, Ogino and Nakaoka, 1989], or half bridges could be 
connected by the primary winding of one transformer. Operation is similar to the full 
bridge ZVS converter with one half bridge leg having linear voltage transitions, which 
reduce secondary circuit voltage to zero, and the other half bridge leg having resonant 
transitions which apply voltage to the secondary circuit. The use of two transformers 
has been shown to cause higher losses than a single transformer (see section 2.2.3). 
It has been proposed that two phase shifted half bridges could be connected in series 
with one driving a transformer and the other driving an inductor [Legnani, Maranesi 
and Naummi, 1993]. The problems with this converter are that its primary winding 
is split into two separate halves, which increases the number of connections, there is 
no secondary filter inductor to suppress output noise, and four input capacitors are 
needed. Peak currents flow during inductor current reversal, increasing capacitor 
current that is shared between primary and secondary capacitors, increasing their ripple 
voltages. This converter is mentioned here for completeness, but is not considered 
further due to its low power throughput for large component ratings. 
3.2.3 The unbalanced half bridge converter 
PWM control at constant switching frequency, using ZVS transitions, can be achieved 
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for a half-bridge converter [Ninomiya, Matsumoto, Nakahara and Harada, 1991]. 
Fig. 3.6 shows the circuit and waveforms, with the half bridge capacitor voltage set by 
the duty cycle, and current balance achieved by a DC current flowing via the 
transformer magnetising inductance. 
The operation is significantly different to the hard switched half-bridge converter, and 
some analysis was required to allow a comparison. In particular it was necessary to 
assess the conduction losses of the primary switches, the output filter inductance 
value, and the effect of DC magnetising current on transformer design. It was noted 
that the maximum transformer volts per turn and secondary circuit voltage ratings are 
double those of a balanced half bridge converter, due to half bridge capacitor voltage 
imbalance. It was considered that other components would not differ significantly 
from the conventional half-bridge converter. 
The analysis was performed assuming that the voltage and current transitions take no 
time, and that the referred output filter inductor current IF' is purely DC. 
The transformer cannot support DC voltage across its windings, and so the average 
voltage at the ends of each of its windings must be equal. If the duty-cycle of the 
upper switch is D, and the DC input voltage is VI, the average voltage across the 
lower switch is VLEG(AV), and the DC voltage across the lower half bridge capacitor is 
VH; 
VLEG(AT) =VB=D. VI (3.29) 
The half-bridge capacitors cannot conduct DC, and a DC component of magnetising 
current IMF compensates for the unbalance between half-cycles; 
D. (IF+IM(DC)) = (1-D) . 
(IF-IM(Dc)) 3.30 
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, 
M(LO =IF. (1-2. D) (3.31) 
The referred output voltage VO' is the average of the absolute value of the transformer 
primary voltage; 
VV=D. (Vr-VH)+(1-D) . VH 
(3.32) 
V6=2. D. VI. (1-D) (3.33) 
If the switches are controlled such that D: 50.5, D can be found for any practical 
voltage conversion ratio, where Vo': 5VI/2; 
1_ 1_ 
2. VO 
V (3.34) 
D= r 
2 
IM(Dc) may increase switch conduction losses; 
(1-D) (3.35) 
I2 (R s) = (1 D) " 
(IF IM(DG) )2 (1 D) 
. (2 . IF 
D2 (3.3 6) 
Assuming that the switches are MOSFETs of conduction resistance RDS, the total 
conduction losses of the MOSFETs Pzvs are; 
z VO Pzvs- -IF . RDS. 2. Vr 
(3.37) 
The equivalent hard switched converter would have negligible IM(Dc), and the 
MOSFETs would conduct IF'. Each switch would have duty-cycle D=Vo'/VI, and the 
RMS current of each switch IQ would be; 
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IQ =IF. VT (3.38) 
The hard switching converter total MOSFET conduction losses PES would be; 
PHIS=2. RDS. I02=(IF)2RDS. 2. ° (3.39) 
Vs 
It can be seen that the MOSFET conduction losses are equal. 
The required output filter inductor value LF, relative to the hard switching converter, 
must be found. This is done below where the voltage conversion ratio is replaced by 
the variable M. 
For the hard switching converter during the rise of IF; 
VI 
-V/ DIF_- 2° (3.40) 
D. T L1 F 
Rearranging and substituting to eliminate VI and D, and referencing variables to the 
secondary; 
LFVo. 
T 
2. CIF' 
(1-2 
. M) 
(3.41) 
For the ZVS converter during the rise of IF; 
01F VI-VH-Vö 
(3.42) 
D. T LF 
LF = 2. A 
F. 
1-2. M (3.43) 
For normal operation at M=0.35, the ZVS converter requires approximately twice the 
filter inductance value of the hard switching converter. 
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IM(Dc) significantly affects transformer design. The transformer core must not approach 
saturation at the maximum peak current, which could be as high as 38A (in the 
primary) for the research converter specification of the preface. This maximum 
current sets the maximum magnetic field strength, which with core permeability, sets 
the maximum flux density, which must not exceed 0.32T for N27 ferrite; 
BSAT N'o' µe"HSAT S Po' tle" 
IpK1. N 
(3.44) 
E 
IpK=38A, IE=0.208m for the PM114/93 core, p,, =4.7c. 10"', BSAT=0.32T, and substituting 
values for variables and rearranging gives µß. N=1655. 
The PM114/93 core is available with air gaps which give µe values of 60,96,239, 
600, and 1530. These would limit the maximum number of turns to 23,14,6,2, and 
1 respectively. Six turns is close to the value used for the converter of section 2.5, 
and so should give the best core and winding loss balance. 
IM(Dc) cannot easily be diverted into an inductor connected in parallel with the 
transformer primary because the DC current will be shared by the magnetising and 
additional inductances in inverse proportion to their DC resistance values. To divert 
most of the DC current into the additional inductor the transformer primary winding 
resistance would have to be higher than the inductor winding resistance. Adding 
resistance to the transformer winding could significantly increase conduction losses. 
Transient response and stability are concerns with this converter due to VH and IM(Dc) 
changing with duty-cycle. CB and LM may resonate and saturate the transformer core, 
which would cause very high primary currents to flow. 
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3.3 CONVERTERS WITH SECONDARY SWITCHES 
A circuit schematic and typical waveforms are given in Fig. 3.7 [Weigman, 
Venkataramanan, Kheraluwala and Divan, 1990]. PWM control is achieved by phase- 
shifting the transformer primary and secondary voltages. Eq. 3.45 is the transfer 
function, which shows that the converter acts as a current source. To minimise 
conduction losses the transformer turns ratio is set such that Vo'=VI, to make IL(t) 
constant during power transfer, and 0.5: 5D: 51.0, to minimise peak currents. 
D. (1-D) - 
2. LL. IO(AV) 
(3.45) 
Vr. 
To minimise conduction losses LL must be minimised, but this increases noise 
generated by di/dt and reduces secondary switch conduction time. Secondary switch 
conduction time must be longer than diode reverse recovery time or switching losses 
will occur. A maximum value of LL is set by the maximum output power and 
minimum input voltage; 
LLS 
Vs " fo (3.46) 
MAX 
The high output current ripple and the low output voltage ripple requirement require 
the output capacitor to have very low ESR and ESL, and to have a high current rating. 
An L-C output filter can be used with the secondary switch converter [Shoyama and 
Harada, 1991] to ease this problem, but this requires voltage transitions to be driven 
by magnetising current, which must exceed referred filter inductor current, with 
leakage inductance minimised. Such large magnetising currents would adversely 
affect transformer design and increase conduction losses, and so this converter was 
considered to be disadvantageous compared to the phase shift controlled full bridge 
converter. 
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3.4 CONCLUSIONS 
Compared to the hard switching full bridge converter the phase shift controlled full 
bridge converter eliminates primary switching losses at high load current levels and 
eliminates primary snubbers at the cost of increased conduction losses. The 
conduction loss increase has been shown to be smaller than the switching loss 
reduction. 
Of the full bridge converter variants examined, the use of the new switching pattern, 
with an inductor in series with the transformer primary winding, would appear to be 
well suited to this application. 
The half bridge converters were found to have significant disadvantages. 
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CHAPTER FOUR 
PHASE SHIFT CONTROLLED FULL BRIDGE 
CONVERTER OPERATION 
The work presented in this and subsequent chapters concerns the phase shift controlled 
full bridge converter, as selected in chapter three. 
In work published to-date, experimental waveforms differ from those which published 
analyses predict. During the leading leg transition transformer current is reduced, and 
transformer secondary voltage during the free-wheeling stage may, or may not be zero. 
It was realised that the differences are caused by secondary circuit capacitance being 
neglected in the analyses. Circuit operation with secondary circuit capacitance is 
described [Cliffe and Manning, 1992], and equations for state variables, which allow 
for secondary snubber capacitance, are presented. 
4.1 THE CONVERTER MODEL 
The equivalent circuit is given in Fig. 4.1. Secondary component values and variables 
are referred to the transformer primary, and are denoted by primed labels. Component 
labels shown in Fig. 4.1 represent their values, which are assumed to be constants. 
Capacitances CA and CB vary with voltage, and average values are used for the 
analysis of this chapter. LL is roughly constant despite both secondary windings 
conducting in some stages and only one conducting in others. It was assumed that the 
secondaries are wound bifilar, in which case the average secondary winding current 
density is even and proportional to primary current in all stages, resulting in the same 
leakage field, and the same leakage inductance. 
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Switch and diode turn on and turn off were assumed to be instantaneous. In the 
descriptions of circuit operation which follow, more than one of the variations 
described in sections 4.2 to 4.8 may occur under the same conditions. A secondary 
voltage clamp was not modelled. It was considered that the effect on converter 
waveforms would be small enough to neglect. 
4.2 TYPICAL OPERATION 
Circuit operation is described below for a complete half cycle with respect to the 
equivalent circuit of Fig. 4.1. 
Initially: S1, S3, D5 and D6 have been conducting and IL(t) has built up to the level 
of IF'(t), at which instant D6 turns off, to start stage 1. 
4.2.1 Stage 1, (to-tl) Power transfer (S S3 & D5 conducting) 
IL(t) resonates into the secondary capacitances, raising V2'(t) to a peak of up to 2VI, 
and reverse recovery of D6 may increase the peak voltage. The oscillations caused by 
this initial transient are snubbed. The secondary voltage settles to the referred primary 
voltage, which increases IF(t) against VO until S, turns off, ending this stage. The 
equivalent circuit is given in Fig. 4.2(a). 
At to Is(t)=IF' (t)=IFO, Vs' (t)=0, and Is' (t)=0. 
VE=Vj- 
LL(VI-VV) 
(4.1) 
LL+LF 
LE= 
LL, LF 
(4.2) 
i LL+LF 
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Rs 
t2 LE 
(4.3) 
1_ Rs 
2 
(4.4) 
W= ý 2LE LE. CS 
.ý 
tý. 5) vs(t) =VE 
( 
I1-e-týt. Cos(wt) - We TT . 
Sin(wt) (4 
Is(t) ZL . eSin(w t) 
(4.6) 
E 
( 
. 7) ve(t) =VE I1-e-t1tCos(wt) +0 
-t/z 
. Sin(cat) 
(4 
t/t / 
IL(t)-IFO+VE. 
e- 
. Sin(wt)+VI-Vo t 
(4.8) 
LF LL+LF 
VE. e-tIt VI-/ 
IF(t)=Iý- . Sin(wt)+ /t 
(4.9) 
G). LL LL+LF 
4.2.2 Stage 2, (tl-t2) Leading leg transition (S3 & D. conducting) 
IL(t) discharges the leading leg capacitance, reducing IL(t) by driving against V2'(t)- 
VA(t), whilst IF is assumed to be constant. IF'-IL(t) discharges the secondary 
capacitance Cs'. VA(t) and V2'(t) are reduced together and this stage ends when D4 
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and D6 are forward biased. VA(t) is reduced to zero, at time tA, before V2' (t), making 
D4 conduct before D6. A second part to this stage occurs after D4 conducts and before 
D6 conducts, during which IL(t) is reduced by V2'(t) and IF'-IL(t) discharges CS'. 
The equivalent circuit for the first part of this stage is given in Fig. 4.2(b). 
VA(tl)=Vlb IL(tl)-IF'" 
V Lý 
Vs(t1) =VS1= I" 
F+Vý O" LL (4.10) 
LL+LF 
//2 
CA+Cs Rs (4.11) 
l 2. L LL. CA. Cs L 
1. Rs (4.12) 
t 2. LL 
N= 
RS. CS. IF+VI-VSl 
(4.13) 
C', CA+Cs 
IL(t) = ýS(cA+CS. e-r/T . Cos 
(W t) 
CA 
(4.14) 
r/z CS. IF. Rs 
+VI-VSl e +. Sin (W t) 
2. (CA+Cs) W. LL 
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VA (t) -VZ- 
IF. t+ Cs. N 
CA+Cs CA+CS (4.15) 
e 
ti Ce 
Sin (cot) 
ANw 
It CA 
-N 
CA+CC CA+Cý 
(4.16) 
(et1t. 
Cos(wt)_1+__IF e . Sin(wt) T CA .Nw 
1F. t IF. Cs. Rs-CA. N 
VZ(t)-' Sv + (eCos (W t)-1) CA+Cg CA+CS 
F. Cs. Rs / IF CA. N e-t/z 
J1+2(v1_v1)+ 
Sin (W t) 
CA+CS CA+CS CA+CS W. C 
(4.17) 
V2'(t) is not a "state variable", but is more important to converter design than snubber 
capacitor voltage, and so V2'(t) has been included here. 
The leading leg transition second stage occurs after the primary voltage transition is 
complete and before the secondary voltage is complete. The equivalent circuit and 
definitions of variables for this stage are given in Fig. 4.2(c). 
At tA; IL(tA)=ILA and VS'(tA)=VSA'. 
1s 
" 
(4.18) 
w= ý -R LC 2" LL LS 
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1. Rs (4.19) 
ti 2. LL 
IL(t) =IF+(Iý-IF) e-tl". Cos ((at) 
R-ý t/T (4.20) (vsA+ 
2"( 
ILS'-IF)) .w. L. 
Sin (w t) 
VV (t) =VSA. e -tl" . Cos (w t) + 
(4.21) Ire-IF+ VsA e-t/T 
. Sin(t) Cs, Tw 
V2/(t) =(VsA+Rs. (I -IF)). e-t/t. Cos(wt) 
+ 
ILA-IF V0+(ILA-IF) . Rs e-t/tSin(wt) 
(4.22) 
S 
This stage ends after a time t given by Eq. 4.26; 
1 
Rs. (IF-I. ) -Vo Tan-' (4.23) 
W I0-IF 
_ 
Vo+ (Io-IF) . Rs 
WC W. T 
4.2.3 Stage 3, (t2-t3) Free-wheeling (S3, D4/S DS & D6 conducting) 
IL(t) free-wheels around the transformer primary and secondary windings, S3, D4, and 
D5 as it decays. IF'(t) is split between D5 and D6. S4 can be turned on at any time 
during this stage, which ends when S3 turns off. The equivalent circuit and definitions 
of variables for this stage are given in Fig. 4.2(d). 
At t2; IL(t2)=IL2 and IF'(t2)=IF2'. 
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R1 
IL(t)=lIL2+ _). e-LL. 
t-VDI 
(4.24) 
R1 R1 
R 
// VO+VD2 L/ * VO+yD2 Igý t) = IF2+ 
JP 
(4.25) 
R2 R2 
4.2.4 Stage 4, (t3-t4) Lagging leg transition (S4/D4, D5 & D6 conducting) 
IL(t) charges the lagging leg capacitance CB resonantly, until the leg voltage exceeds 
VI, when D2 turns on ending this stage. As IL(t) reduces IF'(t) shifts to flow more 
equally in the transformer secondary windings, to maintain ampere-turns balance. 
The lagging leg transition has an equivalent circuit and definitions of variables as 
given in Fig. 4.2(e). 
At t3; VB(t3)=O and IL(t3)=IL3" 
IL(t) =IL3. COS 
t (4.26) 
(FLL. 
CB 
VB(t) =IL3. -LL Sin 
t (4.27) 
CB 
( 
L'L 
. 
CB 
/ 
This stage ends when VB(t)=VI. 
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4.2.5 Stage 5, (t4-t5) Current reversal (D2/S2, D4/S4, D5 & D6 conducting) 
IL(t) is reversed to I IF' I by VI. The secondary current transfers into D6, and when this 
current has risen to the level of IF'(t), D5 turns off ending this stage. S2 and S4 must 
be turned on before IL(t) has fallen to zero. 
The equivalent circuit and definitions of variables are given in Fig. 4.2(f). 
At t4: IL(ta)=IL4 and IF'(t4)=IF4'. 
IL(t) IL4- 
L. 
t (4.28) 
L 
V 
IF( t) =IFa- /. 
t (4.29) 
F 
This stage ends when IL(t)=IF'(t) at t5; 
t5-t4= (IL4+IF4) 
LL. LF 
(4.30) 
4.3 TWO STAGE FREE-WHEELING 
LL. Vö+LF. Vr 
In the free-wheeling stage initial IL(t)<IF'(t). IF'(t) reduces at a constant rate and IL(t) 
decays. If IF' (t) falls to the level of Is(t), then the secondary rectifiers stop free- 
wheeling and transformer secondary voltage rises as LL and LF' drive against V0'. 
Now the lagging leg transition has a stage during which secondary voltage falls to 
zero, as primary voltage rises, before the secondary rectifiers free-wheel and the 
normal lagging leg transition equivalent circuit is valid. Equivalent circuits and 
typical waveforms are given in Fig. 4.3. 
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The free-wheeling stage equivalent circuit becomes that shown in Fig. 4.3(a), and the 
leading leg transition initial equivalent circuit is that shown in Fig. 4.3(b). 
At ts: Vs(tB)0, Is(ta)=0, I(ts)=IF'(ta)=lc P "' 
Equations for this stage are as for power transfer except VI is replaced by -V,, and 
different initial conditions apply. 
The equivalent circuit and equations for the initial part of the lagging leg transition 
are the same as the leading leg transition, except for the primary capacitance being CB 
not CA, and different initial conditions; 
At t3; VB(t3)=0, IS' (t3)=0 and IL(t3)=IL3. 
LL 
Vs(t3) =VS3= /. 
Vo (4.31) 
LL+LF 
This part of the lagging leg transition ends at tc, when V2'(t) has fallen to zero and 
the secondary rectifiers begin to free-wheel. The main part of the lagging leg 
transition now starts with VB(tc)=VBC, instead of Vi, and Is(t)=ILc. 
4.4 LINEAR LAGGING LEG TRANSITION STAGE 
If an additional inductor LA provides current IA(t), which exceeds IF'(t), IL(t) can 
reverse fully during the lagging leg transition stage (or the free-wheeling stage), whilst 
primary switch current reduces but does not fall to zero [Sable and Lee, 1989]. After 
IL(t) has fully reversed the current flows in large inductances (assuming LA»LL), and 
the lagging leg transition can be assumed to be linear. The shift of transformer 
secondary current balances the reduction in transformer primary current, which is due 
to decay during free-wheeling, and due to resonance with CB during the lagging leg 
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transition. 
Equivalent circuits and typical waveforms for complete shift of IF'(t) during the 
lagging leg transition are given in Fig. 4.4. 
After IL(t) has fully reversed, at tD, IL(t)=IA(t)-IF'(t), and as IF' (t) falls IL(t) rises. LL 
cannot support significant voltage because IL(t) is fixed by LA and LF', and so the 
primary and secondary voltage transitions are simultaneous. Since current has already 
reversed there is no separate current reversal stage. 
Assuming that IA(t) and IF' (t) are constant for the duration of the linear stage 
IA(tD)=IAD, IF'(tD)=IFD', and VB(tD)=VBD; 
I, (t) =IA-Imo (4.32) 
VB(t)=VBD+A-' t (4.33) 
CB 
4.5 MAXIMUM DUTY CYCLE 
Duty cycle is maximised by allowing the primary voltage transitions to overlap, and 
in the limit occur simultaneously. This introduces an overlap stage during which the 
primary circuit leg capacitances are effectively connected in series, approximately 
halving primary circuit capacitance. 
During the overlap stage the voltage transition in the lagging leg begins before the 
voltage transition in the leading leg has been completed. Leading leg transition 
characteristics apply until secondary circuit voltage is zero, which may not occur until 
after both primary voltage transitions have been completed. 
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4.6 HARD SWITCHING 
Hard switching occurs when the inductive current has not completely discharged the 
switch output capacitance before switch turn-on. At turn-on the switch output 
capacitance is discharged via the switch and current flows from the DC supply to 
charge other leg capacitances. The other capacitances of the leg may ring with stray 
inductances, generating electrical noise. To avoid increased electrical noise 
generation, due to hard switching, dv/dt must be limited to the maximum levels which 
occur when ZVS is achieved at full load. 
Such hard switching occurs below a threshold load current in the lagging leg, and 
below a lower threshold load current for the leading leg. Thus, as load current is 
reduced, the lagging leg hard switches then both legs hard switch. It should be noted 
that the leg capacitance will be partially discharged by the transitions, which will 
reduce the switching loss and noise generated by hard switching. 
Light damping of hard switching transients is likely to occur due to low resistance in 
the charging loop, and the oscillations would be a source of electrical noise. 
4.7 DISCONTINUOUS FILTER INDUCTOR CURRENT 
When IF'(t) falls to zero, during the free-wheeling stage, a small reverse current will 
flow from the output capacitor, via Lf', to reverse bias the secondary rectifiers by Vol. 
Transformer primary voltage remains low as IL(t) = IM(t) circulates. The lagging leg 
transition is now linear due to the large LM, keeping IM(t) almost constant throughout 
the transition. With IF'(t) zero no current reversal occurs and the secondary voltage 
transition is simultaneous with the primary voltage transition. If ZVS fails, when the 
primary switches turn on primary hard switching will occur and IL(t) will resonate into 
C2' to complete the secondary voltage transition. If the primary voltage transition has 
been completed before turn-on ZVS is achieved in the primary and secondary circuits. 
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The secondary rectifiers begin to conduct when V2'>Vo', when IF'(t) begins to 
increase. With primary and secondary conducting and IF' (t) rising normal operation 
is maintained until IF'(t) falls to zero again. 
4.8 NO LOAD OPERATION 
A single output converter may be designed to run in discontinuous mode at low load 
current levels to minimise the required pre-load. When output current is zero, output 
voltage will rise to the peak transformer secondary voltage. To prevent output over- 
voltage the minimum primary duty-cycle DMIN must be small enough to limit V2 to a 
maximum value of VO. 
With zero load current output filter inductor current is zero, and at very low duty 
cycles magnetising current is negligible. As duty cycle is reduced the interval 
between the end of the lagging leg transition and the start of the leading leg transition 
is reduced until the transitions overlap, and at zero duty cycle become simultaneous. 
When the transitions overlap the sequence of events is lagging leg turn off, leading 
leg turn off, lagging leg turn on and leading leg turn on. At lagging leg switch turn 
off the leg voltages are equal, and magnetising and filter inductor currents are 
negligible, so the lagging leg voltage does not change significantly after switch turn 
off. Similarly after leading leg turn off neither leg voltage changes significantly. 
When the lagging leg switch turns on the lagging leg voltage undergoes an abrupt step 
change of magnitude VI due to the leg capacitance charging via the switch which was 
turned on. 
The potential difference of Vi between leg voltages is applied across the transformer 
primary winding and a resonance between leading leg capacitance, transformer series 
inductance and secondary circuit components (dominated by the snubber) takes place. 
The snubber gives under damping which is near to critical damping, as the primary 
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voltage falls and the secondary voltage rises towards steady state values. Steady state 
is not reached due to leading leg switch turn on which abruptly charges the leading 
leg capacitance and short circuits the transformer primary winding. 
After leading leg switch turn on transformer current continues to charge secondary 
capacitances as energy stored in the transformer series inductance is reduced to zero. 
With the new switching pattern leading leg switch turn on is delayed for almost half 
a cycle under these conditions and steady state will be approached before turn on. 
Equations for the first part of the leading leg transition, as given in section 4.2.2, can 
be used to quantify current and voltages during the period when VI is applied to the 
transformer primary. Eq. 4.17 with IF' and Vs0 set to zero gives the secondary circuit 
voltage. 
4.9 CURRENT LIMIT OPERATION 
During current limit operation current is high or at a fold-back level. Secondary 
voltage is low and D is low. The larger LL is, the better the control of output over 
currents, due to the longer current reversal times. 
In the limit of a short circuit output the output voltage is zero and almost all of the 
primary volt-seconds reverse transformer current in the transformer series inductance. 
Assuming that all of the primary volt-seconds reverse transformer current, then the 
short circuit output current referred to the primary Is, c is; 
VI. D1. T 
2 (4.34) Is/c 
2. LL 
Such operation may result in significant MOSFET parasitic anti-parallel diode reverse 
recovery losses for the leading leg MOSFETs. During short circuit operation high 
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current flows via leading leg MOSFET parasitic diodes followed by a short forward 
conduction interval via the MOSFET channel resistance, while transformer current is 
reversed. Immediately after current reversal the DC input voltage VI is applied across 
the MOSFET. 
4.10 CONCLUSIONS 
Converter operation has been described in more detail than previous publications have 
presented, enabling a better understanding of converter operation. The inclusion of 
secondary circuit capacitance in the analysis enables more accurate modelling of 
leading leg transitions. 
The detailed analysis revealed more complex operation than previous publications 
have presented, with many possible modes of operation, depending on converter circuit 
component values and operating conditions. 
The detailed analysis produced equations for waveforms which can be used to quantify 
effects which have not been modelled previously. 
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CHAPTER FIVE 
CONVERTER DESIGN AND LOSS ANALYSIS 
To enable the design of a prototype converter it is necessary to develop design 
equations to quantify component values. Investigations of power losses are necessary 
to assess the effects of varying converter values and to enable informed design choices 
to be made. 
5.1 CONVERTER DESIGN EQUATIONS 
Given a specification of VI(,, Ax), VI(,,, N), Vo r, VO( , and IO(MAX)' selection of 
primary switch MOSFETs, rectifier diodes and transformer core can be made. Design 
choices of switching frequency f, the load current below which ZVS is lost Io s, the 
load current discontinuous mode threshold Io(, yr), and whether or not to use 
magnetising current to ensure ZVS complete the information required to calculate 
component values. 
5.1.1 Approximate value of transformer series inductance 
The transformer series inductance LL must store enough energy, at the start of the 
lagging leg transition, to fully charge the lagging leg capacitance CB between DC input 
rail voltages with an output current of IL ). The current flowing in LL depends on 
the transformer turns ratio, and so an approximate value of LL is initially calculated. 
The energy required to be stored in LL at the start of the lagging leg transition is equal 
to the energy stored when the non-linear leg capacitance is charged from one DC input 
rail voltage to the other. The non-linear output capacitance of a MOSFET when its 
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output voltage is V can be described by Cv=CX. (X/V)'n, where Cv is the output 
capacitance at voltage V and CX is the known output capacitance at voltage X. The 
capacitance of the complete leg is the sum of upper and lower MOSFET output 
capacitances and linear stray capacitances. At leg voltage VLEG with DC input voltage 
VI and linear capacitance CL, the leg capacitance CLEG is; 
1 OLEGX"v 1+l +CL (5.1x. 
( 
) 
VLEG VI VLEG J 
Analysis for complete transitions between OV and VI, showed that an equivalent linear 
capacitance CE=4. CI (where CI is the output capacitance of a MOSFET at voltage V, ) 
would store the same charge and energy as the two non-linear MOSFET output 
capacitances. 
The approximate current flowing in LL at the lagging leg transition is found by 
assuming zero current reversal time. IL is the referred filter inductor current plus the 
peak magnetising current IM. The filter inductor current is IOCM)-Io(MT), which is 
referred to the primary using the following approximate turns ratio; 
Ni 
= 
V0(MAX) (5.2) 
N2 VI (MIlv) " 11 . DMAX 
Where il is the estimated efficiency of the DC-DC converter and DM, x is the 
maximum primary duty cycle. 
Equating the energy stored in LL and the energy required for a complete voltage 
transition, and re-arranging gives an approximate value of LL; 
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vi 
(MAX) 
2 
LL z (4. Cr+CL) NZ (5.3) 
IM+ (I (TH) O(M& 'N 
1 
5.1.2 Transformer primary to secondary turns ratio 
The ratio of the number of transformer primary winding turns Nl to the number of 
turns in each secondary winding N2 is maximised to minimise primary current and 
secondary voltage ratings. The maximum turns ratio of N1/N2 is limited by the need 
to maintain Vo for the full range of specified operating conditions. The maximum 
turns ratio is set by the requirement to maintain VO(MAX) at VI(MIN) and IO(MAX). The 
relatively long current reversal time, in the relatively large transformer series 
inductance, reduces secondary, duty cycle D2 significantly, and consideration of this 
results in a lower turns ratio than for typical hard switching converters. The 
maximum turns ratio is; 
2 16. Vo(MAx) "Io(MAx) . 
f. LL 
D+ DMAX 
z Nl VI(M211) 
"ýl (5.4) 
NZ 2. Vo(MAx) 
VI 
(MIlv) " 11 
An error is introduced if DM, x<l, due to filter inductor current reduction during the 
free-wheeling period. This error causes the calculated turns ratio to be smaller than 
the minimum required due to reduced the current reversal time. 
5.1.3 Accurate transformer series inductance and turns ratio values 
A more accurate value of LL can be found by using the turns ratio calculated in 
section 5.1.2 in Eq. 5.3. Using the more accurate value of LL in Eq. 5.4 will then give 
a more accurate turns ratio. Further iterations will increase accuracy. 
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5.1.4 Output filter inductor value 
The value of the output filter inductance value LF must give a maximum peak filter 
inductor current ripple of IoWT) with VI(M, x) and VO). The required value is; 
ýV +V _ 
yo(MAI +VD2 Ni 1 
LFG 
o(M nz 1 VT(mm N2 . 2. f (5.5) 
2. Io(rrr') 
Where VD2 is the forward conduction drop of the secondary rectifier diodes. 
5.1.5 Magnetising inductance value 
Magnetising current is included in the equations because it cannot be eliminated in 
practical converters, and to enable a more accurate comparison of converter losses 
with IM ensuring ZVS and with ZVS allowed to fail. If IM is to be used to ensure 
ZVS in continuous mode the required value of LM to give IM=0.677. ITH (see section 
3.1.2.1) would be; 
LM 
(Vo(MI + VD2) " 
N1 
N2 
5.4. f. V 
Cz 
zcr LZ 
5.1.6 Snubber component values 
(5.6) 
The R-C snubbers are designed to damp oscillations caused by the series resonance 
between secondary circuit capacitance C2 and transformer series inductance LL. C2 is 
the sum of the junction capacitance of one rectifier diode, transformer winding 
capacitance, the capacitance across the output filter inductor, and any other stray 
capacitances. The snubber capacitance Cs should be approximately three times the 
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resonating capacitance for good damping [Todd, 1993]. For ease of calculation an 
equivalent linear capacitance is used in place of the non-linear rectifier diode junction 
capacitance to give a constant value for C2. 
Cs =3. C2 (5.7) 
The snubber resistor value is designed for critical damping; 
RS= - 
LL 
. 
N2 (5.8) 
C2 2 N1 
5.1.7 Voltage clamp 
The clamp circuit described in section 3.1.7 is designed to limit the peak secondary 
voltage by conduction via the clamp diode Dc into the clamp capacitor Cc, which is 
discharged via a resistor Rc to the converter output. The clamp voltage Vc is set at 
a safe level below the rectifier breakdown voltage VRm. The energy passed into the 
clamp circuit each half cycle Ec due to rectifier diode peak reverse recovery current 
IRM is; 
)2. LL NZ Vc 
Ec =2 
(IRMUX) 
" Nl 
VN 
(5-9) 
C-V. 
2 
IN 
i 
The clamp resistor Rc passes current equal to 2. f. Ec/Vc with a volt drop of Vc-VO; 
Vc-Vo 
Rc= 
2. f. 
Ec 
VC 
(5.10) 
The capacitor is sized such that its voltage ripple is small (=10%). For a given power 
input and converter output voltage the clamp resistor sets the clamp voltage level. 
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E 
CC=10. Z (5.11) 
Vc 
5.1.8 Output capacitor 
The choice of electrolytic output capacitor(s) is governed by the specified output 
voltage, output voltage ripple OVo, and the capacitor RMS current rating. All of the 
filter inductor current ripple was assumed to flow via the output capacitor impedance 
Zco. The ripple current was assumed to be equal to the fundamental sin wave 
component of the actual triangular wave current, giving a peak current Ico(pK)=8flt . JF 
[Nilsson, 1993], and the required impedance at the fundamental frequency of 2. f is; 
ZcoS 
g1 
yo 
(5.12) 
2.2. AIF 
5.1.9 Primary duty cycle to avoid hiccup mode 
To avoid hiccup mode the converter must operate with open circuit output without 
output over voltage, and with short circuit output without output over current. 
5.1.9.1 Open circuit output 
By using Eq. 4.17, as described in section 4.8, and typical values a peak secondary 
voltage of 439V was found to occur after 55.8ns. This referred secondary voltage 
exceeds the input voltage and so would cause output over-voltage. 
For the conventional switching pattern, in the limit of minimum duty cycle with 
simultaneous turn off and turn on, the primary leg voltage waveforms would be 
identical and the differential voltage applied to the transformer would be zero. A 
degree of overlap will exist below which output over voltage is prevented by 
dissipation of energy stored in the leading leg capacitance at turn on. 
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With the new switching pattern the delayed turn on in the leading leg would allow the 
damped resonant transition to approach its steady state condition and to give 
approximately equal primary and referred secondary voltages. The steady state 
voltage will cause some filter inductor current and magnetising current to flow. 
Assuming that all of the energy stored in the leading leg capacitance is transferred to 
the load during each leading leg transition a minimum load is required to prevent 
output over voltage. The load would draw energy each half cycle which is equal to 
that stored in the leading leg capacitance. Neglecting losses typical circuit values 
would require a minimum load current of 1.78A. 
5.1.9.2 Short circuit output 
The maximum primary duty cycle required to limit short circuit output current to 
below the level of full load current can be calculated as described in section 4.9. 
With LL=10µH, VI=390, T=10µs, IF, '=15.63A, the primary duty cycle D1=0.16. 
5.1.10 Lagging leg gap time 
The lagging leg voltage transition is oscillatory, with a peak voltage occurring after 
a quarter of a cycle of resonance of transformer series inductance and lagging leg 
capacitance. Eq. 4.27 indicates that if V. does not rise to the level of VI, the lagging 
leg voltage VB will reach a peak value of IL3. (LL/CB)U2 at a time t=1t/2. (LL. CB)t"2. The 
gap time between turn off of one switch and turn on of the other should therefore be 
set equal to this time to minimise the hard switching voltage transient. 
Digital computer simulations were used to assess the effects of non-linear capacitance 
on the lagging leg voltage transition. The simulation programs, written in Fortran 77, 
used the modified Euler method, and were run on a Hewlet-Packard mainframe 
computer. Accuracy was checked by reducing the time steps until voltage and current 
values changed by less than 0.01 %. The problem of infinite capacitance when the 
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leg voltage approaches the supply rail voltages was overcome by setting a maximum 
value for leg capacitance. Program listings are given in appendix H. 
Using normalised values identical waveforms were output for L=1, C=l, 10=2; for 
L=0.5, C=2, I0=4; and for L=2, C=0.5,10=1. These results indicate that the shape of 
the non-linear resonant transition is constant, and that its time scale and amplitude 
vary with LC time constant and initial current respectively, in the same way as a 
linear transition. 
The simulated waveform shown in Fig. 5.1 differs from linear waveforms in that the 
voltage waveform has a smoother shape, and so may have lower high frequency 
component voltages. This would produce less electrical noise than for linear 
transitions. 
To find the ZVS region the normalised simulation was run many times with the initial 
current varied. The time to reach the peak voltage or until the leg voltage reached the 
supply voltage was recorded. If the leg voltage reached the supply voltage the anti- 
parallel diode conduction time was also calculated. The output was plotted and is 
shown in Fig. 5.2, which shows a single line for currents below 2A, representing the 
time taken for the leg voltage to reach its peak value. Above 2A the voltage is 
clamped, the line at lower time is the instant when clamping begins, and the line at 
higher time is the end of the clamping interval. 
From Fig. 5.2 it can be seen that to maximise the ZVS range the gap time t0 should 
be set to a normalised value of approximately 3.05. For initial currents below about 
half of the threshold current turn-on will occur significantly before the peak resonant 
voltage. 
The normalised gap time of 3.05 for two non-linear capacitances with CI=1 compares 
to 2.22 for two linear capacitances of value 1, which is an increase of 1.37 times. 
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Practical converters will have some linear capacitance and some non-linear 
capacitance, which will give an optimum gap time between 1 and 1.37 times that for 
linear capacitances. Given CI and LL, tG can be calculated by assuming linear 
capacitances, and then multiplying by 1.37 to give the non-linear capacitance optimum 
gap time. With LL=10µH, VI=390V and C, =354pF (for four parallel IRFP450 
MOSFETs with C2, =350pF), the optimum gap time would be te(OM=181ns. 
5.2 SWITCHING LOSS EQUATIONS 
Power losses due to switching consist predominantly of lagging leg turn-on loss, 
leading leg turn-on loss, secondary rectifier reverse-recovery losses, and secondary 
oscillation loss. 
5.2.1 MOSFET switching losses 
Gate drive circuitry was not modelled, and gate drive power losses were neglected. 
MOSFET power circuit turn off losses would be negligible under all conditions since 
the gate drive circuit would be designed to eliminate turn off losses for all conditions, 
including the worst case of maximum switch current. 
MOSFET turn on losses would be negligible if additional inductive current is used to 
ensure ZVS. 
MOSFET turn on losses were assumed to consist solely of leg capacitance discharge 
losses, and not to have significant losses due to conduction of load current during the 
hard switching voltage transition. 
During gap times leg voltage transitions may be due to leg capacitance charging by 
substantially linear current or by resonant current, and loss calculations for these two 
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cases were carried out as described below; 
5.2.1.1 Linear leg voltage transitions 
Non-resonant charging was assumed for leading leg transitions, during which the 
charging current reduces with the output filter inductor current, and for lagging leg 
transitions in discontinuous mode, when only magnetising current flows. The 
reduction of charging current during the leading leg transition, due to the effects of 
secondary circuit capacitance (see section 5.3.1) was neglected. 
The non-linear leg capacitance requires a charge QT1z,,,,, =V,. (4. C, +CL) for a complete 
voltage transition, where CL is the linear capacitance of the leg. If the leg is charged 
with less than QTRAN, the voltage transition has not been completed during the gap 
time, ZVS fails and capacitive discharge losses occur at turn on. 
The charge QLEG stored during the transition time tG is calculated by multiplying tG by 
the average charging current. tG is fixed for the conventional switching pattern, but for 
the new switching pattern tG varies with duty cycle. 
If CL can be neglected VLEG is found directly using Eq. 5.14 if QLEAD: 52"CI. VI or 
Eq. 5.15 if QLEADý: 2"CI"VI; 
2 
V= 
yr+ 1 
V2 V 
°LEG 
_v2 
(5.13) 
LEG 22I2. C'I 
. 
VVr 
22 
V= 
v1 
+1 V2 V 
°LED 
V 
ýrJ. 14ý 
LEG 22r2. CSI 
.VI 
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If CL is significant VLEG may be found by iteration using Eq. 5.16; 
QLEG-2. L'I' I' ( VLEG- VI-VLEG+ VX +C`L. VLEG (5.15) 
The energy stored in the leg capacitance ELEG is; 
ELEG 3 . 
CI., IVI. 
(VLEG+2 3. V-VLEG)3/2_VI/2) 
(5.16) CL a 
L- +-" V2 2 
The energy loss at turn on FE, EAD-'-'TRAN-ELEC" 
5.2.1.2 Resonant leg voltage transitions 
Resonant transitions only occur in the lagging leg in continuous mode. The switching 
energy loss was assumed to be the energy required for a complete voltage transition, 
less the energy stored in LL at the start of the lagging leg transition. An error occurs 
at low current levels due to transformer current flowing at switch turn on (see section 
5.1.10), and some energy remaining in LL at switch turn on, which results in a larger 
turn on loss than calculated using the above assumptions. 
The possibility of a linear lagging leg transition stage occurring was ignored since it 
could only occur just before discontinuous mode (neglecting the case with ZVS 
ensured by increased magnetising current), and the difference in switching losses was 
considered to be negligible. 
5.2.3 Reverse recovery losses 
Reverse recovery loss ERRvaries with junction temperature, di/dt, forward current prior 
to current reduction, and reverse voltage [Peter, 1985]. For given rectifier diodes, at 
a given junction temperature the typical peak reverse recovery current IRM was 
assumed to be proportional to di/dt and forward current. This peak reverse current 
stores energy in I. L. The reverse recovery current was assumed to reduce to zero with 
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constant di/dt, from its peak value, allowing QRR=IRM. TRR/2 to flow during the second 
half of reverse recovery. Assuming that the clamp voltage Vc is applied across the 
diode while reverse recovery current is being reduced the energy dissipated in the 
diode ERR=QRR"VC" 
In discontinuous mode rectifier diode reverse recovery occurs with zero volts applied 
to the transformer, and with VO reverse biasing the diodes by reverse current flow via 
LF. IRtm is calculated using VO and L. in place of VI and Nl/N2. LL, which gives a step 
change in reverse recovery loss that would be gradual in practice. 
5.2.4 Voltage clamp loss 
The secondary voltage transition was assumed to be slightly under damped and a 
small analytical error was created by assuming that IL'=IF+IRM when the secondary 
voltage equals the clamp voltage. The error is due to the change in IL due to the 
secondary voltage transition. Multiplying the clamp energy Ec by twice the switching 
frequency gives the clamp input power Pc, which was substituted into the clamp 
voltage equation and solved for clamp voltage Vc; 
2 
VO+VI' 
N2 
VO+VI' 
N2 
N2 (5.17) 
VC =21+41 -Vo. Vi+f. LL. RC'(IRM. 
IV 
With clamp voltage known clamp resistor power dissipation PRC=(Vc-Vo)Z/Rc. 
5.2.5 Secondary snubber loss 
Energy is lost due to charging and discharging of snubber capacitances. Assuming 
abrupt voltage transitions, Es=Cs. (2. Vc)2 per snubber resistor per cycle. 
106 
Converter design and loss analysis 
5.3 CONDUCTION LOSS EQUATIONS 
The current waveforms were assumed to be as given in Fig. 5.5 and Fig. 5.6, from 
which component currents were derived. 
5.3.1 The effects of primary voltage transitions 
Primary voltage transitions affect conduction losses due to current waveforms during 
the transitions which differ from those of Fig. 5.5 and Fig. 5.6. Leading leg transitions 
also affect conduction losses during the following stage due to current reduction 
during the transitions. 
The primary voltage transition times would be typically approximately 180nS, which 
is a short interval compared to the period of the switching waveforms, and which 
would make current waveforms during the transitions have little effect on conduction 
losses. 
The lagging leg transition consists partly of the free wheeling stage and partly of the 
current reversal stage in the assumed waveforms. Comparing Fig. 5.1 to the linear 
waveforms of Fig. 5.5 and Fig. 5.6 it can be seen that the linear assumptions are a good 
approximation. 
For the leading leg transition typical values of LL=10µH, CA=1.4nF, C2'=83pF, 
Rs'=62452, IF'=9A, VI=390V, VO'=192V and LF'=160µH were input to Eq. 4.10 to 
Eq. 4.17 to plot typical waveforms for the first part of the leading leg transition (see 
Fig-5.3 and Fig-5.4). IL(t) is reduced from 9A to 8.66A, and using Eq. 4.18 to Eq. 4.22 
the reduction during the second part of the transition is from 8.66A to 8.65A. The 
typical leading leg transition time was found to be 67ns for the first part of the 
transition plus 7.7ns for the second part giving 75ns for the complete transition. 
107 
Converter design and loss analysis 
The leading leg transition reduces the current flow for the entire free wheeling 
interval, but the typical reduction was calculated to be less than 4%, which was 
considered to be a level of error that could be accepted. 
An analysis was done to assess the use of enhanced secondary circuit capacitance to 
reduce free-wheeling stage conduction losses. The analysis showed that large 
capacitances were required to reduce the current significantly. The increased 
capacitance lengthened the secondary voltage transition and made the primary 
transition relatively short. This enabled a model consisting of a series resonance of 
LL and CS' to be used as a good approximation to the secondary transition, and 
indicated that the long secondary voltage transition would have a significant effect on 
the converter transfer function. Damping ringing in the large capacitance would result 
in unacceptably large power losses, so the ringing would have to be undamped. 
Employing such a scheme, which may be considered as a multi-resonant converter, 
would result in secondary circuit peak voltages in excess of twice the referred input 
circuit voltage, and the undamped ringing would tend to increase the level of electrical 
noise generated. The current used to charge the large secondary circuit capacitance 
can be considered as an additional circulating current, superimposed on the output 
filter inductor current, which increases conduction losses. A peak current mode 
controller would require attenuation of the ringing component of sensed transformer 
current to avoid instability, and this would reduce current loop gain. 
5.3.2 Continuous mode equations 
= 
VO+VD2 Ni 
t23 
2. F. Vi. N2 
(5.18) 
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2. I+ 
VI-VD1 Ni VO+VD2 
° 2. F. Lr Na Vi Nz 
tot= (5.19) VO+VD2 
- 
VI-VD1 Nl 
LF LL N2 
t12- 
21F-t23-tOl 
(5.20) 
DIF= 
(V°+vD12. 
Lýoi+tiz 
(5.21) 
F 
IFO = IF3 = I0 +AIF (5.22) 
1F, 1=2a+A'F 
(Vo VD2 . t01 (5.23) 
L F 
IF2 = I0-'IF. (5.24) 
VI. - . 
t12+t23. (VD+VD2) 
NN2 
+Vr'ý 
(5.25) 
2. LM. (1+/) 
IM2=IM 
tlz'VI' (5.26) 
LM. (1+ý-2) 
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5.3.3 Discontinuous mode equations 
I LF 10 Ni VO+VD2 T01 = (5.27) F Vr NZ 
VI. 
NZ 
N -Vo-VD2 
i 
IF(PK) 
LF "(VI 
Nl -Vo-VD2) (5.28) 
r 
Col ZI 
(5.29) 
M 
t12 _ 
LF. IF(Pk) (5.30) 
VO+VD2 
t23= 
2'l -tOl-t12 
(5.31) 
5.3.4 Calculation of conduction losses 
Equations for the duration of each stage and for inductor currents given above were 
used to calculate the average and mean-square primary currents for each stage. The 
possibility of MOSFET reverse current flowing via the body diode or the channel 
resistance required tests to be done, cross-over times to be found and increased the 
number of stages. Different sets of equations were required for continuous and 
discontinuous modes, with continuous mode occurring when; 
There are two continuous modes which must be considered. The difference is that 
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Io >4 ofVD . 
rl_ VO+ 
. 
Nil 
(5.32) 
FlI 2) 
primary current at t2 has not fallen to zero in one mode, and in the other mode it has 
built up in the reverse direction. 
The choice between new and conventional switching patterns affects leading leg loss 
calculations during the free wheeling stage by preventing current flow via RDS for the 
new switching pattern. 
Secondary rectifier conduction losses per diode are half of the output current 
multiplied by the diode volt drop. 
Transformer conduction losses in most stages depend on the primary mean-square 
current and the total winding resistance referred to the primary. During current 
reversal the primary and secondary mean-square currents and the individual winding 
resistances (apportioned in the ratio given in section 3.1.4.2) are used. 
MOSFET conduction loss is the body diode drop multiplied by the sum of the average 
currents for stages in which the body diode conducts, plus the drain to source 
resistance multiplied by the sum of the mean-square currents for stages in which the 
channel conducts. 
Output capacitor conduction loss is the ESR value multiplied by the RMS value of 
filter inductor current ripple. 
5.4 MAGNETIC COMPONENT LOSSES 
Magnetic component losses were calculated relative to their full load losses. The full 
load losses of the power transformer PTF(FL) were input and inductor losses were 
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assumed to be three quarters of the transformer losses, based on typical surface areas 
of loss limited components. For the variable transformer series inductor value 
calculated losses per micro henry at full load current were input. 
The cores of magnetic components were assumed to have hysteresis losses 
proportional to B", where B is the peak AC flux density, and n is a constant for the 
ferrite used. Given core power dissipations at full load PE(FL) the core losses for other 
conditions PE were calculated using the ratio of peak fluxes, which are proportional 
to the volt-seconds applied across the windings; 
fe. dt 
PE - feFL. dt 
n. 
PE(FL) (5.33) 
Transformer losses were assumed to be divided equally between windings and core, 
allowing transformer core loss to be calculated. Transformer winding loss was 
calculated in a similar way, using the square of the ratio of winding current to full 
load winding current. 
Output filter inductor core losses were neglected due to the small flux ripple resulting 
in relatively small core losses. The winding losses were found using the square of the 
ratio of winding current to full load winding current. 
Resonant inductance winding losses were neglected and core losses were proportional 
to the inductance value and the square of the ratio of peak winding current to peak 
full load winding current. 
These magnetic component loss calculations were considered to be accurate enough 
to represent the principal relationships with operating conditions. 
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5.5 ANALYSIS OF CONVERTER LOSSES 
The equations were input to a Lotus 1-2-3 spreadsheet for ease of calculation and to 
plot results. 
Converter total power losses were found at load current values of 62.5A, 30A, and 7A 
for a range of LL values from 3 to 15µH, with IM set such that ZVS is always 
achieved, and for minimum IM. Fig. 5.7 shows the results with converter power losses 
rising at high LL due to the large current reversal time requiring a low transformer 
turns ratio, which increases primary currents. At LL>151H the design fails because 
full-load current cannot be output at V, (MIN) and Vo(M, x). At low LL losses rise due to 
increasing switching losses. 
From the curves it can be seen that operation with minimum magnetising current and 
with LL between 9 and 13µH will give the lowest power losses at full load. High LL 
is favoured to give lower power losses at lower load current levels, to give a larger 
ZVS range, and to improve performance under fault conditions. For these reasons 
LL=13µH was selected. 
Fig. 5.8 shows converter efficiency over the load range. Deviations from smooth 
curves between 6 and 7A are due to a change between continuous and discontinuous 
modes, which changes the reverse recovery loss significantly. The actual reverse 
recovery loss would reduce gradually, giving smoother curves. 
The new switching pattern affects leading leg MOSFET conduction and switching 
losses at low load current levels only. Delayed turn on increases the chance of ZVS 
by allowing more time to charge the leading leg capacitance, but prevents MOSFET 
reverse conduction volt drop from being reduced by conduction via RDs. Fig. 5.9 
shows the losses for comparison. 
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The new switching pattern eliminated leading leg switching losses for load currents 
of 1A and above, compared to 12A and above for the conventional switching pattern. 
It can be seen from the results that significant switching losses can be saved. 
The increase in conduction losses for the new switching pattern occurred at load 
currents below 20A, and was less than 0.2W. 
Calculations were done to assess the effect of VI(Mm on converter total power losses 
at full load. LL was adjusted as V, (,,, II,, ) was varied to ensure minimum power losses. 
The results are plotted in Fig. 5.10, which may be used as an aid to choosing the 
optimum hold-up capacitance value. 
Calculations were done to assess the effect of switching frequency on converter total 
power losses at full load. LL was adjusted as f was varied to ensure minimum power 
losses. The results are plotted in Fig. 5.11, which may be used as an aid to choosing 
the optimum switching frequency. 
5.6 CONCLUSIONS 
Non-linear switch output capacitance causes voltage transitions that differ from 
theoretical models that assume linear capacitance. Simulations using a non-linear 
model indicate smoother waveforms and an increased optimum gap time. 
It has been shown that to avoid hiccup mode under no load conditions with the 
conventional phase shift switching pattern a phase shift of less than 60ns is typically 
required. To allow for timing errors zero phase shift would be required to be applied 
in practical converters. For the new switching pattern a minimum load is necessary 
to avoid hiccup mode due to energy stored in the capacitance of the leading leg being 
transferred to the output during the free-wheeling stage. 
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The analysis of the effects of converter design choices on power losses have shown 
that converter losses can be minimised by choosing a moderate value for transformer 
series inductance and by minimising magnetising current. Actual series inductance 
values would be limited by practical transformer turns ratios. 
Analysis of the effects of the new switching pattern on converter losses has shown 
that the new switching pattern can reduce the leading leg switching loss threshold by 
an order of magnitude for an increase in conduction losses of less than 0.2W for load 
currents less than 20A. 
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CHAPTER SIX 
PSPICE2 SIMULATIONS 
Simulation results were used to give a more accurate guide to converter waveforms 
than equations presented in chapter 5. The more accurate waveforms were expected 
to help with evaluation of the prototype converter. 
It was initially decided to develop a computer program, in Fortran, using fourth order 
Runge-Kutta extrapolation, tenser methods, and the companion model for capacitors. 
A FORTRAN program was chosen because it was considered to be the most 
comprehensive method, allowing a complete understanding of the converter. Very long 
run times were required for a simplified converter model. To model the converter to 
the desired accuracy would have required a more complex model, and would have 
increased run times. To overcome this problem it was decided to use PSPICE2. 
PSPICE2 is a version of SPICE, and is more advanced than the Fortran program could 
have been, but it is less flexible, and there is a limited knowledge of its workings. 
SPICE is an acronym for Simulation Program with Integrated Circuit Emphasis, which 
indicates that its use for power converter simulation is not what was originally 
intended. SPICE is used widely for power converter circuit simulation with good 
results. 
The results required from simulations were plots of state variables for various 
operating conditions, and runs to find the minimum loss region for changes in 
transformer leakage inductance. PSPICE2 offers various analysis options, but the 
above requirements need only the transient analysis part. 
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6.1 LIMITATIONS OF THE SIMULATIONS 
Semiconductor device models were a concern considering their complexity, 
assumptions, and dependence on test data of unknown accuracy [Antognetti and 
Massobrio, 1988]. The model for the diode (see Fig. 6.1) is a simple network but 
formulae for diode current ID and diode junction capacitance CD involve many 
variables. Two formulae are required for ID and two for CD, to cover different regions 
of VD. Further complications come from the complex ways in which four variables 
change with temperature. The MOSFET model (see Fig. 6.2) has a more complex 
network than the diode and many more equations control network values. Time did 
not allow a full understanding of the models but the need for accuracy demanded their 
use. It was decided to assume that device models in the PSPICE2 library were 
accurate and to choose devices from the library. 
The inductance of connections can have an effect on power converter waveforms, 
particularly during MOSFET switching. Connection inductances depend on circuit 
layout, which had not been designed, and were assumed to be zero. 
Only the power converter power stage was modelled, as this was the circuit of 
interest. Modelling other circuitry, such as the control loop would have increased the 
time taken for the computer to complete simulations by increasing the time before 
steady-state operation was achieved. 
It was considered necessary to model the input capacitor to find its voltage ripple and 
RMS current. The power factor correction pre-converter was not modelled as it was 
not of interest, would have increased run times and would have caused 100Hz ripple 
on the input voltage, which was not wanted. 
Core losses were not modelled for computational efficiency. 
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6.2 CONVERTER MODEL 
The PSPICE2 circuit is shown in Fig. 6.3, with subcircuits shown in Figs. 6.4 to 6.8. 
Node numbers are in circles on the circuit diagrams. The PSPICE2 circuit file for full 
load current simulation is given in appendix III. 
6.2.1 Input circuit 
The power factor correcting pre-converter was represented by constant voltage source 
Vi for reasons given in section 6.0. 
To model the effect of the DC to DC converter on its input capacitor the input voltage 
source was separated from the input capacitance by an inductor Li. A value of 20OµH 
for the input inductor was considered large enough to block switching frequency ripple 
from flowing via the input voltage source. 
To supply 3kW at 95% efficiency for 20ms from the hold-up capacitor, as its voltage 
falls from 385V to 320V, requires 2756µF. Eight 450V, 330pF phillips PSM-SI 
056/057 series capacitors were chosen. Data-sheets [Philips Components, 1994] give 
ESR=0.752 and ESL=19nH. Subcircuit "HOLDUP" was created to model a single 
hold-up capacitor and this model was connected into the circuit eight times. 
The relatively high impedance of the electrolytic hold-up capacitors above 1MHz 
requires a high frequency capacitor in parallel with the hold-up capacitors to bi-pass 
high frequency currents. Four 0.22µF polypropylene capacitors were chosen, and 
assumed to have zero ESR and ESL. These were represented in the circuit by a single 
0.88µF ideal capacitor. 
The input capacitors were connected to the inverter bridge via a voltage source of zero 
volts. This eased input power measurements by directly sensing input current. 
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6.2.2 MOSFETs 
The IRFP450 MOSFET was chosen from the PSPICE2 library of device models, and 
four were connected in parallel, using subcircuit "MODULE", to achieve the required 
drain to source resistance. 
Each IRFP450 required lead inductances (given on data sheets [International Rectifier, 
1987]) to be added to the model and required separate gate drive resistors to prevent 
parasitic oscillations between gate capacitances. To allow different resistances for turn- 
on and turn-off voltage controlled switches in series with resistances were used. 
Subcircuit "MODULE" incorporates four MOSFETs, the gate drive voltage sources, 
and voltage controlled switches which represent the gate drive circuit output section. 
Subcircuit "MOSFET" incorporates the inductances and gate-drive resistors. 
6.2.3 Gate drives 
Pulsed voltage sources Vgl, Vgl, Vg3, and Vg4 were timed to control the MOSFETs 
at 100kHz with a fixed duty-cycle of 0.74 and a gap time of 210ns. The pulsed 
voltage sources controlled the voltage controlled switches in the "MODULE" 
subcirciuts. 
6.2.4 Transformer 
The transformer was modelled as an ideal transformer with a turns ratio of 1: 0.222. 
A magnetising inductance of 3.9mH, and resistances of 16.6mf for the primary and 
1.155m12 for each secondary were added, with the values taken from a rough design. 
Leakage inductances exist for each winding and between each pair of windings and 
the other winding. The leakage inductances modelled are the primary to each 
secondary (assumed the same and represented by L1), each secondary to the primary 
(assumed the same and represented by LR), and each secondary to the other secondary 
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(assumed the same and represented by L2 and L3). A total leakage inductance of 
13µH was selected in chapter 5, and was apportioned according to winding cross- 
section (see section 5.1). After allowing for L2 and L3, L1=5.19µH and LR=7.34µH. 
The sum of leakage inductance between bi-filar secondaries and the stray inductances 
of winding leads and rectifier diodes was estimated to be 50nH [Snelling, 1969]. 
The ideal transformer works by primary current (in F1) being proportional to the sum 
of secondary winding currents (flowing in VI and V2), and by secondary voltage for 
each winding (E1 and E2) being proportional to primary voltage (across F1). 
6.2.5 Rectifiers 
The MUR10020CT diode model was chosen from the PSPICE2 model library. This 
model is a subcircuit containing the two diodes of the dual diode package and the 
model for the diodes. The MUR10020CT is rated at 200V and 100A. 
6.2.6 Output filter inductor 
An output filter inductor value of 8.8µH, given by the spreadsheet formula used in 
chapter 5, was used. This was assumed to be an ideal component. 
6.2.7 Output capacitor 
The output capacitor is made up from three 63V, 820µF Phillips RV1136 electrolytic 
capacitors in parallel. Each has ESL=18nH and ESR=0.1952 [Philips Components, 
1994]. A O. I jF polypropylene capacitor was added in parallel to bi-pass high 
frequency components of ripple current, and was assumed to have zero ESR and ESL. 
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6.2.8 Snubbers 
A resistance of 5652 and capacitance of 0.8nF were used for initial estimates. 
6.2.9 Voltage clamp 
For the clamp voltage to be limited to below 80V under the worst case of maximum 
clamp current (estimated to be IA), 3052 is required. To limit the clamp voltage ripple 
1µF was chosen, a MUR105 diode was chosen. To limit electrical noise passed to the 
output 10µH was placed in series with the resistor. The clamp voltage and resistor 
values were initial estimates. 
6.3 SETTING UP THE SIMULATION PROGRAM 
It was decided to adjust control parameters to achieve the required accuracy for the 
most difficult case, with the highest rates of change, by increasing accuracy until 
insignificant changes to the output values occurred. The control parameters were then 
left the same for other runs. PSPICE2 operation and the effects of control parameters 
were taken from published information [Antognetti and Massobrio, 1988; Banzaf, 
1988; Microsim Corporation, 1989]. 
Accuracy is controlled by variables which can be set in a ". OPTIONS" statement. 
RELTOL is the relative tolerance of voltages and currents. When voltages and currents 
are small the relative tolerance can be insignificant, and so best accuracy levels are 
set for voltage using VNTOL, for current using ABSTOL, and for charge using 
CHGTOL. It is recommended to set RELTOL=0.001 (0.1%), which is the default 
value, and best accuracy levels were chosen to be VNTOL=10-3, ABSTOL=101, 
and CHGTOL=10"'a 
SPICE works by finding the unknown nodal voltages from the known admittance of 
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each circuit branch. Kirchhoff s current law is used to create a system of equations 
from the input file. Accuracy can be lost when solving the system of equations if a 
"pivot" value is too small. PIVTOL and PIVREL set lower limits for the pivot value, 
but it is not recommended to change the default values of PIVREL=10-3 and 
PIVTOL=10"13. PSPICE2 extrapolates from known values to find values after a short 
interval of time. It then iterates the extrapolated values until a stable network is 
achieved. If stability of variables to the above accuracy is not achieved the time step 
is divided by 8, and extrapolation is tried again. If stability is achieved the required 
time step for the next extrapolation, to be accurate to the set levels, is calculated and 
if this is less than the previous time step the time step is divided by 8 and 
extrapolation is tried again. If stability is achieved and the next time step is greater 
than the previous step, values are stored and another extrapolation is tried. If 
convergence is easy the time step is doubled, and if a switch changes during a time 
step the step is truncated to end at the switching instant. This process continues for 
the full transient analysis interval. 
The extrapolation and convergence processes are controlled by the time step, the error 
estimate, and the permitted number of iterations. The maximum time step is specified 
in the transient analysis specification, and 2.10-8 was chosen. The error estimate can 
be controlled using TRTOL, but the effect of changing TRTOL is uncertain, except 
that an increase reduces accuracy, and it is not recommended to change TRTOL. 
TRTOL was left at its default value of 7. The permitted number of iterations at any 
time point is limited by ITL 4. Setting ITL4 high increases the chance of convergence, 
but if many iterations are required it is likely that the time step has to be reduced to 
achieve the accuracy. ITL4 was set to 40. ITL5 limits the total number of iterations 
in the complete transient analysis as a means of stopping a run which will take too 
long. ITL5 was set to zero to allow as many iterations as are necessary. 
When inspecting results the similarity of consecutive cycles and symmetry of opposite 
half-cycles were compared visually to assess the stability and accuracy of results. 
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6.4 RESULTS 
Temperature affects semiconductor device characteristics, and was set to 120°C for 
all simulations. 
Convergence failure occurred. To overcome this problem ITL4 was increased to 80, 
the maximum step length was set to 20ns, and RELTOL was set to 0.0005. The first 
results were compared with a simulation done with RELTOL set to 0.0001. Super- 
imposed plotted results were visually indistinguishable, so RELTOL was set to 0.0005 
for all simulations. 
Initial results were used to tune the snubber values, duty-cycle, and set initial 
conditions close to their steady-state values. 
These results showed that additional snubbers were required to damp oscillations at 
rectifier diode turn-off. The reason for this is that two resonances occurred, with 
different resonant inductances. The main resonance is due to the secondary voltage 
rise when referred primary and conducting diode current flowing in the inductance 
(L1+LR)x(0.222)2+(L2 or L3) resonates with secondary circuit capacitances. The 
diode which has just turned off has reverse-recovery and capacitive currents for which 
referred primary components are limited by the large impedance of L1 and LR. These 
currents flow in equal and opposite amounts in the secondary windings, and the 
effective inductance is L2+L3. 
If the resonant inductances were similar it would be possible to use a single snubber 
for both transients. In this case the large leakage inductance between secondary 
windings would impair the ability of the voltage clamp to limit the peak negative 
voltage seen at rectifier diode anodes after turn off. The additional snubbers limited 
the peak negative voltage to a safe level. 
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Simulation results showed oscillations due to clamp diode reverse-recovery which 
were damped using an R-C snubber across the clamp diode. 
Snubber sizes could be reduced at the cost of increased rectifier diode voltage rating 
and conduction loss, and of increased electrical noise. 
MOSFET gate to source voltage waveforms showed negative voltage spikes, which 
exceeded -20V, when the output voltage fell. These were reduced to safe levels by 
reducing the turn-off resistor from 1OS to 2.752. 
6.4.1 Waveforms 
Plots of simulation waveforms are given in Figs. 6.9 to 6.13. 
The plots of Fig. 6.9 show the transformer primary voltage, V(3,4), in red, the 
transformer primary current, I(L1), in blue, and the rectified secondary voltage, 
V(23,0), in black. The delay between application of primary voltage and secondary 
voltage rising, which is due to transformer current reversal, is approximately 1 is. The 
secondary voltage peak is clamped for approximately 1µs, as transformer current falls 
from its peak over-shoot value to the level of the filter inductor current. A negative 
going voltage spike occurs on V(23,0) due to clamp diode reverse-recovery. After 
clamping the secondary voltage is higher than the referred primary voltage and 
transformer leakage inductance resonates with secondary snubbers until transformer 
voltage falls during the leading leg transition. For clarity the leading leg transition is 
plotted in Fig. 6.10 with an expanded time scale. The primary transition is complete 
when the referred secondary voltage is still at 300V, and the difference between 
primary and secondary voltages reduces transformer current. 
Fig. 6.11 shows rectifier diode anode voltages (upper plot), and secondary winding and 
clamp diode currents (lower plot). The winding currents going negative show rectifier 
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diode reverse-recovery, and when this current abruptly stops, current rises rapidly in 
the other secondary winding to maintain ampere-turns balance. The primary current 
has negligible change due to its much larger inductance. The clamp current is twice 
the peak reverse-recovery current. The oscillation of reverse-recovery current in the 
bifilar secondaries causes the over-shoot of negative voltage. When clamping ends the 
clamp diode reverse-recovery transient flows via both secondary windings, and a 
negative voltage spike is seen on the rectifier diode anode waveforms. 
Fig. 6.12 shows plots of MODULE gate to source voltage (in red), drain to source 
voltage (in blue), and drain current (in black), for a leading leg MODULE (upper plot) 
and a lagging leg MODULE (lower plot). Anti-parallel diode conduction is shown 
during turn-on, eliminating charge-dumping losses. At turn off drain current flows 
during the rise of drain to source voltage, which is of similar shape to that which 
flows during the fall of drain to source voltage before turn-on. Since only capacitive 
currents can flow during the fall of drain to source voltage, both of these currents can 
be assumed to be capacitive, and negligible turn-on losses can be assumed. 
Fig. 6.13 shows plots for discontinuous mode with IA load current. The upper plot 
shows transformer primary voltage in red and rectified secondary voltage in blue. The 
slow fall of transformer primary voltage shows that if a short leading leg delay time 
had been used switch voltage would not have been zero at switch turn-on, and 
switching losses would have occurred. With leading leg turn-on delayed until lagging 
leg turn-on no switching losses occur in the leading leg. The lower plot shows filter 
inductor current in red, transformer primary current referred to the secondary in blue, 
and clamp diode current in black. The voltage clamping period was longer than the 
duty-cycle. The large oscillation of rectified secondary voltage is due to the filter 
inductor current reversing and oscillating with snubber capacitances. 
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6.4.2 Power measurements 
Power measurements were taken for designs with leakage inductance set to 3,5,7,9, 
11,13, and 15µH, and with transformer turns-ratio adjusted according to the spread- 
sheet design equation. The switch duty-cycle was altered over several simulations, for 
each leakage inductance value, until the output filter inductor current changed by less 
than 0.2A over one cycle. This was taken to be steady-state. 
To measure power, current was multiplied by voltage for each time point over a time 
interval. The results were averaged over one complete cycle to obtain the average 
power measurement. Input power was found using current through the zero voltage 
source multiplied by voltage applied to the bridge. Output power was found using 
current through the filter inductor multiplied by voltage at the rectifier output, and 
current through the clamp diode multiplied by output voltage. 
Input and output filter losses were excluded from converter power loss measurements 
because small errors in DC values would cause large errors in results. Such errors 
could be due to steady-state not having been found accurately enough, or to simulation 
errors. The L-C output filter natural resonant period is 924µS, and so to reach steady- 
state for a well damped system would have required simulation times of the order of 
1mS, which was not practical. With RELTOL set to 0.0005, output capacitor voltage 
and charge tolerances represent a stored energy tolerance of 2.8mJ. This error each 
cycle would represent 283W of power error. 
Snubber component values were not altered from those calculated for use with 13µH 
transformer series inductance. At lower inductance values negative voltage spikes at 
rectifier diode anodes exceeded 100V and larger snubbers would be required to limit 
the voltage spike amplitudes to below 100V. 
Tabulated results and a plot of efficiency are given in Fig. 6.14. Maximum efficiency 
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occurs between 5 and 7µH compared to 11 to 14µH for the analysis of chapter 5. 
Component power loss measurements, particularly for semiconductor devices, would 
also have been of interest, but the semiconductor device models are not accurate 
enough to model such details realistically. 
6.5 CONCLUSIONS 
PSPICE2 simulations were easier and quicker than the FORTRAN program which was 
initially used. Simulation accuracy was similar because it was assessed for both 
simulation methods by comparing results from simulations done at different 
accuracies. The availability of detailed device models in SPICE allowed more detailed 
models of diodes and MOSFETs to be used than would have been practical using the 
FORTRAN program. 
The simulations showed oscillations in the secondary circuit which have not been 
mentioned in the literature. The oscillations required an additional snubber across each 
rectifier diode to limit the peak negative voltage at rectifier diode anodes. 
The choice of rectifier diodes with a voltage rating of 200V required large snubbers 
and a low clamp voltage level to avoid exceeding the voltage rating. Both of these 
requirements resulted in large power losses. This simulation showed that rectifier 
diodes with higher voltage ratings should be used to avoid large power losses in 
secondary snubbers and the voltage clamp. 
An additional snubber was required to control clamp diode reverse recovery. 
Simulation waveforms appeared to be accurate and were comparable to published 
waveforms [Fisher, Ngo and Kuo, 1988; Sabate, Vlatkovic, Lee and Cho, 1990]. The 
results showed leading leg transition detail to be as expected for the equivalent circuit 
136 
PSPICE2 simulations 
which was analysed in section 4.2.2 and typical waveforms plotted in Fig. 5.3 and 
Fig. 5.4. 
Power loss measurements gave a significantly different value for leakage inductance 
required for maximum efficiency than the chapter 5 analysis gave. This suggests the 
addition of a discrete inductance in series with the transformer primary to allow 
practical tests using the prototype converter. 
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CHAPTER SEVEN 
LABORATORY PROTOTYPE 
AND PRACTICAL INVESTIGATIONS 
A prototype converter was required to assess the new switching pattern, to confirm the 
theoretical waveforms, to find the optimum value of resonant inductance, and to reveal 
any difficulties in implementing the proposed converter. 
7.1 LABORATORY PROTOTYPE DESIGN 
The laboratory prototype was designed to meet the specification set out in the preface. 
7.1.1 Power circuit 
The prototype converter specification required an output voltage of 48V, an output 
current of 62.5A, and operation from a 240V single phase AC supply. The need for 
power factor correction required a boost type pre-converter which would typically 
output a nominal DC voltage of 390V, with 20Vpk_pk of 100Hz ripple (see section 2.1). 
The balance of hold-up capacitor size and conduction losses (see Fig. 5.10) resulted in 
the choice for minimum input voltage of 300V. The balance of component sizes and 
power losses (see Fig. 5.11) resulted in the choice of 100kHz for the switching 
frequency. 
The power converter circuit diagram is given in Fig. 7.1. The power circuit 
components were mounted on a large heatsink for cooling and mechanical support, 
and power circuit connections were made using a PCB with wide tracks for low 
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inductance. 
Power converter secondary circuit component choice and design was as for a 
conventional converter. 
7.1.1.1 Power MOSFET selection 
Minimum power MOSFET switch requirements were VDS=500V (for 100V safety 
margin when operating at V, =400V), RDs<0.252 (to enable 95% efficiency to be 
achieved), and the ability to conduct l0A RMS with a junction temperature of 120°C 
(for reliable operation) and a heatsink temperature of 80°C (allowing 30°C heatsink 
rise in a 50°C ambient). Single MOSFETs with low enough RS and thermal 
resistance were not available so MOSFETs connected in parallel and MOSFET 
modules were considered. Modules were chosen for ease of construction and accuracy 
of matching of parallel connected devices. 
Negative "source" feedback occurs when power MOSFETs switch current, due to 
changing current in the stray inductance of the part of the source connection through 
which power circuit current and gate drive circuit current flow. Source feedback was 
a concern because it reduces switching speed and may cause significant turn on losses. 
The negative feedback voltage developed is the product of the stray inductance and 
di/dt, both of which were expected to be large for modules. No figures were available 
for module common source connection inductances. Switching the maximum current 
of 18A in 100nS would develop 0.18V/nH, which seemed to be high. To overcome 
the uncertainty the effect was minimised by choosing Siemens MOSFET modules, 
which have separate source connections, including separate bond wire. BSM151 
Siemens modules, which are rated at 500V and have RDS=0.251 at 120°C, were chosen 
[Siemens, 1992]. 
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7.1.1.2 Power MOSFET protection 
Failure of the MOSFETs due to dVDs/dt had to be prevented. High dVDs/dt when in 
the off state, or moderate dVDs/dt when the parasitic anti parallel diode is recovering, 
can cause failure due to conduction of a parasitic bipolar transistor in the MOSFET 
structure. 
Breakdown of Siemens BSM MOSFET modules due to high dVDS/dt during parasitic 
antiparallel diode reverse recovery has been described [Lorenz, Schierz and Amann, 
1986]. The phase shift switching pattern usually prevents this breakdown by placing 
a long MOSFET Rps conduction interval immediately after anti-parallel diode 
conduction. However, at low duty cycles, the RDs conduction interval in the leading 
leg could be shorter than the reverse recovery time, and breakdown would appear to 
be possible. Such low duty cycles may occur at low load current in discontinuous 
mode, or during output current limit operation. The new switching pattern allows the 
leading leg transition, driven by transformer primary current, to continue for most of 
the free-wheeling period so dVDs/dt is controlled by transformer current and not by 
hard switching. 
In discontinuous mode, leading leg anti-parallel diode conduction current, at the end 
of the free-wheeling period, and prior to conduction via RDS, is only the relatively 
small magnetising current, with no referred load current, and this will store only a 
small charge in the diode. Reverse recovery of the parasitic diode of a siemens 
MOSFET module has been shown to last less than 200ns. Assuming that Rl, s 
conduction for lps, or more, will prevent breakdown, maximum dVDS/dt for this 
condition is 0.76V/ns (calculated using a transformer turns ratio of 4: 1, V1=400V, 
Vo=48V, LF=15.6pH, IM=OA). When RDS conducts for less than Ips the small charge 
is reduced while the MOSFET conducts, and dVDs/dt will be less than 0.76V/ns. No 
maximum dVDS/dt figure is given for BSM151 modules but 3.5V/ns is given for 
HEXFETs. Based on the above discussion, it was assumed that Siemens modules 
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would not break down during reverse recovery in the prototype converter in 
discontinuous mode due to the low stored charge and low dVDS/dt. 
During current limit operation the worst case is for output short circuit when high 
currents occur at low duty cycles. LL, V1, and IF' set the conduction interval and I,, ' 
sets dVDS/dt. 
"Miller" effect VGS spikes occur due to dVDs/dt, which charges and discharges Cus via 
CDG. For BSM151 modules, voltage transitions of VDG between 0 and 400V change 
CDG charge by 270nC. When off CGS is 9nF, and the CDQ charge would cause a Vcs 
change of 30V. Such large VAS changes would cause unwanted turn on or exceed the 
VGs rating. VGS changes are therefore limited by the drive circuit, which conducts the 
charge away from CGS via a low impedance path. 
For BSM151 modules CRSS=0.42xCoss, CRSS=CDG and Coss=CDG+CDS, therefore 
CDG=0.72xCDs. For VI>300V and VDs<30V the capacitances of the switching 
MOSFET are more than nine times the capacitances of the other MOSFET of the 
same leg (using CV=CX. (X/V)`n), so at low voltage, leg capacitance can be assumed 
to consist only of the capacitances of the MOSFET which is turning off (other stray 
capacitances are small and transformer winding capacitances are in series with the 
enhanced transformer series inductance). The maximum current of 18A would charge 
CDs and CDG at turn off, with 7.53A flowing via CDO into CGS and the gate drive 
circuit. For lossless turn off the gate drive circuit would have to sink more than 
7.53A to turn the MOSFET fully off before VDS has risen significantly. A maximum 
dVDs/dt of 60V/ns would occur at the maximum primary current of 18A and at the 
minimum leg capacitance of 300pF (when V, =400V the leg voltage is 200V, and 
assuming that the only leg capacitances are MOSFET capacitances). The required 
current for lossless turn off, and the maximum dVps/dt, were considered to be too 
high. 1nF was therefore added from drain to source of each module to slow the 
maximum soft switching transient to 5.8V/ns and to reduce the maximum current 
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through CDG to 4.5A. 
7.1.1.3 Transformer core selection and winding arrangement 
The Siemens PM 87/70 core in N27 ferrite was chosen for the power transformer, due 
to its power throughput capability and circular cross section centre leg. N27 ferrite 
was used, despite it having higher losses than other ferrites, because the lower loss 
ferrites were not available in standard cores with high enough power throughput. 
Operation at 100kHz required few turns to achieve a good core and winding loss 
balance, and required unusually complex interleaving to limit high frequency winding 
losses. The few turns lead to the choice of copper strip for the windings and the 
required interleaving lead to a six-filar winding design (see Fig. 7.1 and Fig. 7.2). The 
turns ratio of 4: 1 allowed regulation to be maintained with the experimental range of 
transformer series inductances. Primary and secondary winding terminations were on 
opposite sides of the core, to limit the build-up of the windings due to terminations, 
which increased the leakage flux compared to a multi-filar arrangement with 
terminations in the same opening. 
7.1.1.4 Enhanced transformer series inductance 
Power transformer primary windings were terminated to enable leakage inductance to 
be enhanced using EE cores (see Fig. 7.1 and Fig. 7.3). The enhanced transformer 
leakage inductance was designed to allow experiments to find the optimum inductance 
value. The connection of the winding leads created 4 turns and gave support for the 
EE cores. Each pair of EE cores had a power loss calculated to be 2.3W, and added 
2.3µH in series with the transformer primary winding. 
7.1.2 Gate drives 
Gate drive circuit requirements were more difficult to achieve for large modules than 
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for single discrete MOSFETs. Large stray inductances and capacitances combined 
with high current and the need for fast turn off required low gate drive circuit 
impedance. The gate drive circuit diagram is given in Fig. 7.6. 
It is necessary to minimise gate drive circuit impedance to limit "Miller" effect voltage 
spikes to safe levels (see section 7.1.1.2). This also maximises switching speed and 
minimises gate drive circuit delays. Minimising drive circuit impedance has two main 
drawbacks. Minimum turn on resistance could cause dVDs/dt to exceed MOSFET 
ratings at turn on when hard switching, and / or generate too much electrical noise. 
Minimum output inductance requires an isolated drive circuit, with isolated power 
supply rails, which is more elaborate and expensive than a higher inductance gate 
drive circuit with an isolation transformer in its output. 
The gate drive loop (consisting of drive MOSFET, power MOSFET, by-pass capacitor, 
and wiring and connections) minimum resistance was estimated to be 0.6 to O. 8Q, 
and the minimum stray inductance was estimated to be 20 to 40nH. A gate drive 
circuit which works for fast transients, with high currents, will also work for slower 
transients so the fastest transients were considered for circuit design. 
7.1.2.1 Off state drive 
The gate threshold voltage VTH of +2. I V and VAS voltage rating of +1-20V allowed 
VGS to be in the range -20V to +2V whilst in the off state. IDO flowing via CJ, cß due 
to dVDS/dt caused by soft switching turn off and hard switching turn on of the other 
switch of the same leg must be conducted via ROFF to protect against turn on and 
against exceeding the Vcs rating. With the minimum drive circuit resistance and 
IDG=+/- 4.5A, Vcs would change by +l- 2.7 to +/- 3.6V, and the maximum possible 
resistance would be 2.4452. Crs=9nF and with a minimum gate drive circuit 
inductance of 20 to 40nH, critical damping is achieved for R=2.98 to 4.2252. The gate 
drive circuit must therefore be underdamped, and neglecting damping, di=4.5A in 20 
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to 40nH causes dVcs=6.7 to 9.5V. Adding the resistive voltage drop and peak value 
of CGS resonant voltage gives up to 13.1V difference between Vcs and VOFF, which 
would not appear to be acceptable. The above calculations give higher voltage drops 
than in the actual circuit because I is a peak of 4.5A which reduces as Vs 
increases, and not continuously 4.5A. For lossless turn off the gate drive circuit must 
sink more than 4.5A to discharge CGS whilst conducting IDS. It was decided to choose 
-10 to -12V for Vo,: F, to minimise turn off resistance and inductance, and to reduce 
dVDS/dt, if necessary, by increasing the capacitance across each BSM151 module. 
7.1.2.2 On state drive 
The gate drive on state voltage VON must be sufficient to fully saturate the MOSFET 
under all conditions. The minimum Vcs to guarantee saturation is 5V, which occurs 
at the maximum drain current of I8A. The MOSFET conduction drop can be roughly 
halved, at the cost of a small increase in gate drive power losses, by increasing V. 
to 10V. Further increases of VON produce little reduction in MOSFET conduction 
drop, whilst continuing to increase gate drive losses, and while increasing the 
possibility of damaging the MOSFET by exceeding its VGs rating due to oscillations. 
VON was chosen to be approximately + 10 to +12V. The turn on resistance RON 
(RON=[Rps of Ql]+R8 of Fig. 7.6) could be increased to reduce dV» /dt at turn on 
when hard switching, and to increase damping in the gate drive circuit, but it would 
increase the turn on delay time. RON was initially set at the minimum, with provision 
for the addition of a discrete resistance. 
Added gate drive circuit inductance, such as the leakage inductance of an isolation 
transformer would not be acceptable, so the drive circuit was required to be connected 
directly to the MOSFET. 
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7.1.2.3 Gate drive power supplies 
Use of one gate drive isolation transformer for power transfer to isolated power rails 
and for signal isolation to isolated drive circuitry [Repp, 1989], was considered 
because it would eliminate the need for separate isolated gate drive power supplies. 
But this would lead to variable gate drive circuit delays due to isolation transformer 
current flow. When the primary voltage is switched, isolation transformer current 
would still be charging secondary voltage rails, and the charging current, flowing in 
the isolation transformer leakage inductance, would have to be reduced to zero before 
the secondary voltage transient could occur. The delay while transformer current is 
reduced to zero would be proportional to the current, and would vary. To ensure that 
the transformer current was zero when the primary voltage is switched would require 
excessive voltage ripple on the isolated drive power rail DC voltages. Separate 
isolated power supplies were therefore required for each MOSFET module. 
For each BSM151 MOSFET module the total charge when hard switching 400V with 
a VGs swing from +12V to -12V is 760nC, giving a power dissipation at 100kHiz of 
approximately 1.8W, which is dissipated in the gate drive circuit components. 
7.1.2.4 Gate drive circuit design 
The gate drive turn off circuit dissipates most of the gate drive circuit power. The 
circuit was designed to work with zero turn off resistance and so all of the turn off 
energy was assumed to be dissipated in the turn off transistor and a TO-220 package 
MOSFET, which can dissipate more than I W, was chosen. A TO-220 package 
MOSFET was also chosen for the other drive MOSFET for symmetry. 0.65 
MOSFETs were chosen to give some damping. To minimise gate drive circuit 
inductance the gate drive circuit layout arranged the MOSFETs and IiF multilaycr 
ceramic power supply rail decoupling capacitors physically close to the power 
MOSFET module. The P and N channel drive MOSFETs were driven from a fast 
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drive IC via delay circuits to minimise shoot through. A single signal isolation 
transformer was used for each leg of the bridge to enable the volt seconds of the 
variable duty cycle leading leg waveforms to be balanced without a DC offset. The 
gate drive signal isolation transformer secondary voltages were snubbed (to prevent 
ringing from giving a false turn on signal), rectified (to avoid damage to the drive IC 
due to negative input voltage), passed through a zener diode (to give a high turn on 
threshold voltage), and passed through a potential divider (to limit IC input current 
and pull the IC input low at turn off) before being input to the drive IC. The primary 
circuit consisted of driver ICs driving the isolation transformers via DC blocking 
capacitors. Isolated power supply rails were provided by the auxiliary power supply. 
The gate drive circuit diagram is given in Fig. 7.6. 
7.1.3 Auxiliary power supply 
An auxiliary power supply was required to supply power to the primary referenced 
control electronics and the isolated gate drive power rails. 
To maximise efficiency it was decided to generate the auxiliary rails directly from the 
power circuit during normal operation. This was considered possible because it was 
thought that the converter could switch normally under all load conditions 
The prototype circuit (see Fig. 7.7) operates at power-up by boot-strap resistor 16 
charging the primary control electronics power rails from the power converter DC 
power input. When the rail voltage rises above 3V, the gate-drive charging circuit 
begins to charge the isolated gate-drive power rails. During this period under-voltage 
lock-out of the UC3875N control IC prevents gate-drive switching, and so gate-drive 
power levels are low. 
When under-voltage lock-out is disabled the soft-start capacitor charges, which 
disables the pre-charge oscillator, and enables power converter switching. 
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The oscillator was designed for approximately 50% duty-cycle, by selection of tinting 
components, to balance the half-bridge capacitor voltages and output voltages. 
Two transformers were necessary because the pre-charge circuit would not have been 
powerful enough to charge the power circuit leg capacitances. 
For the prototype converter it was necessary to rate the precharge circuit for 
continuous operation, and to disable its shut-down. This was due to testing at low DC 
input voltages, which would have required low transformer turns ratios to give the 
required gate-drive and control circuit power supply rails. The oscillator was 
synchronised with the main converter to ease noise control problems during testing, 
7.1.4 Control circuit 
A standard control chip which allows current mode control, to prevent transformer 
saturation, appeared to be the best option, and the UC3875N was chosen. Logic 
circuitry was used to generate the new switching pattern (see Fig. 7.4 and Fig. 7. $). 
Average current mode control was tried, but at low duty cycles positive feedback 
occurred in the power transformer DC magnetising current control loop (see . 
Fig. 7.8), 
The positive feedback caused DC magnetising current to rise to a level limited by 
output current demand. The positive feedback was due to current ainplifler 
compensation causing a current amplifier output delay. Below Vi=IOV the converter 
was locked into increasing magnetising current in place of output current until the 
duty-cycle required to maintain the magnetising current was large enough to move out 
of the positive feed back region, when the converter 'snapped' into its intended mode 
of operation. At DC input voltages above 1OV the fast current limit operated, due to 
high magnetising current, before the converter could 'snap' into its intended rttode. 
This locked the converter into a hiccup mode of operation unless the initial demand 
required high duty cycle, when DC magnetising current could not build up 
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significantly before duty cycle had increased beyond the positive feedback region 
during the soft start process. 
The current amplifier saw magnetising current as a 100kHz square-wave component 
which switched, with the lagging leg switches, at clock-time (see Fig. 7.8). When the 
control IC outputs switched at clock-time the PWM comparator began a new half- 
cycle, but its current input was still that of the previous half-cycle. At low duty- 
cycles magnetising current which appeared positive in one half cycle would reduce 
duty-cycle in the next half-cycle. Similarly, at low duty-cycles, magnetising current 
which appeared negative in one half-cycle would increase duty-cycle in the next half- 
cycle. These duty-cycle changes increased magnetising current, and were the cause 
of positive feedback. Average current mode control was discarded because of the 
problem of positive feedback, and peak current mode control was implemented, as 
described below. 
Slope compensation was initially to be implemented using a published scheme 
[Unitrode Corporation, 1993a]. This scheme does not work because the single R-C 
time constant cannot be short, to allow capacitor voltage to closely follow current 
sense resistor voltage, and long, to give a linear ramp voltage. A second 
implementation referenced the current sense resistor to the ramp voltage. This was 
found to make the compensated waveform noisy, and so the current sense resistor and 
a compensation ramp (both referenced to 0V) were added using resistors. The initial 
compensation ramp generator used a comparator to discharge the ramp capacitor at 
clock time. This scheme was unsatisfactory because the ramp voltage was pulled to 
zero 100nS after the control chip ramp pin, causing a step in the control chip input 
waveform, which caused zero phase-shift instead of low phase-shift. To overcome this 
the oscillator pin waveform was buffered inverted and amplified to give a 
compensation ramp using discrete transistors. 
The implemented peak current mode control loop had a large minimum controllable 
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duty cycle caused by current loop delays. Delays in signal generation circuitry, gate 
drive circuits, and due to the variable current reversal time gave a total loop delay of 
approximately 340ns at 20A load current. With low duty cycles, where the interval 
between clock time and PWM comparator switching is less than the current loop 
delay, the PWM comparator input depends on the previous half cycle. This causes 
positive feedback in the DC magnetising current loop, with consequences as described 
above. 
PWM comparator input voltage must increase over the full range of required turn off 
time to allow the full range of duty cycle to be accessible. Current over-shoot, which 
occurs after current reversal, was prevented from causing a peak in comparator input 
voltage, by adding a large snubber at the comparator input. The snubber capacitor 
voltage was discharged fully at clock time, below the level for zero current, which 
was off-set positive by the DC component of compensation ramp voltage. The 
exponential rise of comparator input voltage after discharge increased slope 
compensation significantly at low duty cycles. 
The current loop gain was low due to the large amount of slope compensation required 
to ensure stability and DC magnetising current of 2.5A reduced to 1A when the 
converter duty cycle changed from maximum to a regulated value, as the DC input 
voltage was increased. Calculations indicated that IM(Dcý=2.5A would magnetise the 
core such that LM would be reduced, but an increase in IM(AC) was not visible in the 
CT secondary voltage waveforms. 
7.1.5 Current sensing circuitry 
Current mode control was used to limit power transformer DC magnetising current. 
This requires primary circuit current, which includes power transformer magnetising 
current and referred output filter inductor current, to be sensed and used for control. 
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For CT secondary current to represent a DC component of primary current, the CT 
magnetising current must be reset to zero each cycle. A single CT in the DC supply 
rails would not have time to reset at high duty cycles, and a CT in series with the 
power transformer would have no time to reset, so a CT was placed in series with 
each lagging leg switch. 
With a reset diode in series with the CT secondary winding, the CT would saturate 
in the reverse direction, due to reverse current flow when ZVS is achieved for the 
lagging leg switches. To prevent saturation the secondary voltage was clamped to a 
negative voltage which was small enough to prevent saturation and large enough to 
allow full reset at full-load current. 
At low load current power transformer DC magnetising current could exceed referred 
load current and cause reverse conduction for half a cycle in one CT. This would 
saturate a CT, even with a secondary reverse voltage clamp, and an active reset 
scheme was considered to prevent saturation. A saturated CT would have a much 
smaller forward current in its secondary than the turns ratio would indicate, and its 
large magnetising current would add to the forward current of the other CT. Both of 
these effects would unbalance the duty-cycle in a direction which would reduce power 
transformer DC magnetising current. For this reason saturation was considered to be 
acceptable and an active reset scheme was not implemented. 
A large amount of noise was present in the CT waveform. This could not be snubbed 
in the CT secondary because it was noise measured in the primary. The noise was by- 
passed by capacitors across CT primary and secondary windings. CT secondary 
voltage was prevented from floating, when forward and reverse diodes block, by 
connecting a resistor across each CT secondary winding. 
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7.2 PRACTICAL INVESTIGATIONS 
To enable tests at 3kW, over a range of input voltage, a three-phase supply and variac 
were used. A three-phase rectifier was used to charge input capacitors, and a three- 
phase isolation transformer was used to enable earthing of the three phase rectifier 
output negative rail. Rheostats were used for the load. Results were taken using 
voltech power analysers and a 100MHz oscilloscope. 
7.2.1 Transformer series inductance value for maximum efficiency 
With the power transformer turns ratio fixed at 4: 1, conduction losses would reduce 
as transformer series inductance value is increased, due to the increased current 
reversal time. Primary ZVS ranges would increase with inductance, and secondary 
rectifier reverse recovery losses would reduce as the inductance is increased due to 
lower di/dt. The losses of the cores added to enhance the transformer series 
inductance would also affect converter efficiency. 
Power converter input and output power measurements indicated increases in power 
losses of approximately 3W per additional EE32 core for additional resonant 
inductance values from 0 to 12.6µH. Secondary voltage clamp capacitor voltage did 
not change with resonant inductance value, indicating that rectifier reverse recovery 
losses were constant. 
The maximum inductance value was used to maximise the ZVS range, to reduce 
electrical noise generated by reducing di/dt, and to maximise duty cycle under short 
circuit and open circuit load conditions. 
7.2.2 Converter power circuit efficiency 
Converter efficiency, with the new switching pattern, with a transformer series 
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inductance of 13µH, and with the output voltage regulated at approximately 48V, was 
calculated from input and output power measurements, and is plotted in Fig. 7.11(a). 
The plot shows typical curves with high efficiency levels compared to published 
results from similar converters [Unitrode Corporation, 1993a]. 
Converter efficiency, calculated using the spreadsheet, is plotted in Fig. 7.11(b) for 
comparison. Discontinuities in the theoretical results below l0A are due to the 
transition between continuous and discontinuous modes of converter operation, which 
gives a step change in the calculated rectifier reverse recovery losses. 
Errors which caused variations from smooth curves for practical results were due to 
the limited accuracy of power measurements, due to errors in setting up input voltage, 
output current and output voltage accurately, and due to variations in component 
temperatures. 
The general trends in efficiency variations of both sets of results are similar. 
Efficiency is lowest at low current, and at high input voltage, when the switching 
losses are a larger proportion of output power. Curves of efficiency at low input 
voltage do not extend to 65A due to failure of output voltage regulation. 
7.2.3 Assessment of the new switching pattern 
The new switching pattern was assessed by comparison with the conventional 
switching pattern using theoretical calculations and practical results. For the prototype 
converter the loss of ZVS was quantified by measuring the voltage step at turn on by 
visual inspection of oscilloscope waveforms. It was not possible to measure the 
leading leg MOSFET conduction losses of the prototype converter due to the power 
levels being smaller than the measurement accuracy. Theoretical calculations of hard 
switching voltage steps were done using the spreadsheet with prototype converter 
component values. 
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Leading leg hard switching voltage steps could not be seen in tests at load current 
levels above 1A for the prototype converter with the new switching pattern. Measured 
and calculated leading leg voltage steps for the conventional switching pattern are 
plotted in Fig. 7.12(a) and Fig. 7.12(b) respectively. 
The lagging leg hard switching voltage step, with the new switching pattern, was 
measured and plotted in Fig. 7.12(a), with the theoretical predictions plotted in 
Fig. 7.12(b) for comparison. The voltage step was also measured with the conventional 
switching pattern, and the two sets of measurements were found to differ only by the 
measurement tolerance of approximately +/- 20V. 
The approximately linear curves of practical results indicate that a significant linear 
component of leg capacitance exists in the prototype converter. A linear component 
of leg capacitance was not included in the calculations. 
7.2.4 Modes of operation 
The converter operated with good regulation and stable duty cycle in continuous and 
discontinuous modes for load currents above IA. Hiccup mode did not occur during 
testing, which included operation with a DC input voltage of 400V and an output 
current of 1A. With high load current and low input voltage the maximum duty cycle 
was insufficient to maintain the output voltage in regulation, and this limited the range 
of results taken. 
7.2.5 Converter waveforms 
Converter waveforms, displayed on a 100MHz oscilloscope, were photographed using 
a polaroid camera. 
Fig. 7.14, Fig. 7.15 and Fig. 7.16 show converter leg voltage waveforms at output 
162 
Laboratory prototype and practical investigations 
currents of 62.5A, 20A and 8A respectively. Lagging leg hard switching is indicated 
in Fig. 7.15 and Fig. 7.16 by the step change in voltage after a resonant interval. The 
high frequency noise generated by switching is seen to reduce with current. 
Fig. 7.17 shows transformer primary current and rectifier anode voltage. The close 
coupling of the two secondary windings is indicated by the ability of the voltage 
clamp circuit to limit rectifier diode anode peak negative voltage. The current over- 
shoot after current reversal caused control circuit difficulties (see 7.1.4). 
Fig. 7.18 shows the voltage across the current sense trans-resistance, with the 
transformer DC magnetising current indicated by the difference between the 
amplitudes of the signals for successive half cycles. Notches in the waveform 
correspond to intervals when CT primary current flows in the reverse direction. The 
leading leg gate drive signal for the new switching pattern is also shown. 
Fig. 7.19 shows the UC3875N control IC oscillator pin voltage and the compensation 
ramp waveform derived from it. 
Fig. 7.20 shows the control IC PWM comparator input waveform and a leading leg 
output, which switches at control time. The high DC component of the compensation 
ramp and the PWM comparator input filter provided high compensation at low duty- 
cycles. This maintained smooth duty-cycle control at low duty-cycles despite the large 
current over-shoot which occurs after current reversal. 
Fig. 7.21 shows the leading leg gate drive signal isolation transformer secondary 
voltage and the isolated drive IC input voltage. 
Fig. 7.22 Shows the lower leading leg MOSFET gate drive and output voltage 
waveforms. It is seen that the output voltage falls to zero during the free-wheeling 
interval and remains at zero, with the leading leg MOSFET off. 
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Fig. 7.23 shows the lower lagging leg MOSFET input and output voltage waveforms 
at turn off with gap time resonance reducing the hard switching voltage step by 
approximately 120V. It is clearly shown that the MOSFET is fully turned off during 
the rise of its output voltage. 
Fig. 7.24 shows the lower lagging leg MOSFET input and output voltage waveforms 
at turn on, with gap time resonance reducing the hard switching voltage step by 
approximately 120V. 
Fig. 7.25 shows a leading leg voltage transition with a rectifier anode voltage. The 
expected delay occurs between the primary and secondary transitions, although this 
delay is smaller than simulated due to smaller snubbers being required. 
Fig. 7.26 shows operation at maximum duty cycle with primary voltage transitions 
occurring simultaneously, giving the maximum possible duty cycle. 
Fig. 7.27 shows operation in discontinuous mode with the conventional switching 
pattern causing leading leg ZVS to fail. Resonance of the output filter inductor with 
rectifier and snubber capacitances occurs after the filter inductor current has fallen to 
zero, and prior to the secondary voltage rising due to primary switching. 
Fig. 7.28 and Fig. 7.29 show the rectifier output voltage with and without the voltage 
clamp circuit. Fig 7.29 shows the waveform at reduced voltage to avoid damage to 
the rectifier diodes. 
7.3 CONCLUSIONS 
Development of the prototype converter design revealed that gate drives need 
secondary drive switches to achieve a gate drive of low enough impedance. An 
isolated power supply is required to avoid switching signal delays due to continuous 
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current in the isolation transformer leakage inductance delaying the secondary voltage 
transition. 
Voltage clamps are required in the CT secondary circuits to prevent saturation when 
reverse current flows during switching transitions. 
The switching frequency phase lag of an average current mode control current 
amplifier increases the minimum controllable duty cycle. 
The new switching pattern was shown to improve converter performance by 
eliminating leading leg hard switching for load currents above 1A. 
The secondary snubbers required were smaller than used in the converter simulations 
due to the larger rectifier diode voltage rating enabling a higher peak voltage. The 
low leakage inductance between secondary windings allowed good clamping of 
rectifier diode peak negative voltage. 
Only one snubber was required across each secondary diode because the negative 
voltage spike at the rectifier diode anode did not over stress the rectifier diodes. 
Varying the transformer series inductance value changed converter power losses by 
the calculated change in the losses of the series inductance. 
The leading leg transition delay between the primary and secondary voltage transitions 
was observed, but was small due to the use of small snubber capacitors. 
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Fig. 7.2 Transformer winding arrangement and 
leakage flux density 
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l ig. 7. ) Photograph of the laboratory prototype converter 
Fig. 7.10 Photograph of the laboratory prototype converter power circuit 
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Fig. 7.11 DC-DC converter power circuit efficiency 
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Fig. 7.12 Leading leg voltage step when hard switching 
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Fig. 7.14 Converter leg voltage waveforms at V, = 390 volts and Io = 62.5 amps 
Upper trace - leading leg voltage, 100 volts per division, zero volts is three divisions up 
Lower trace - lagging leg voltage, 100 volts per division, zero volts is one division up 
Tinte scale - one microsecond per division 
Fig. 7.15 Converter leg voltage waveforms at V, = 390 volts and Io = 20 amps 
Upper trace - leading leg voltage, 100 volts per division, zero volts is three divisions up 
Lower trace - lagging leg voltage, 100 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
178 
Fig. 7.16 Converter leg voltage waveforms at Vi = 390 volts and Io =8 amps 
Upper trace - leading leg voltage, 100 volts per division, zero volts is three divisions up 
Lower trace - lagging leg voltage, 100 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
Fig. 7.17 Converter waveforms at V, = 390 volts and Io = 20 amps 
Noisey trace - transformer primary current, 2 amps per division, zero amps is at the center 
Clean trace - rectifier diode anode voltage, 50 volts per division, zero volts is at the center 
Time scale - one microsecond per division 
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Fig. 7.18 Control circuit waveforms 
Upper trace - leading leg MOSFET Vcs, 10 volts per division, OV is two divisions down 
Lower trace - trans-resistance voltage, 1 volt per division, zero volts is one division up 
Tinte scale - two microseconds per division 
Fig. 7.19 Compensation ramp waveforms 
Upper trace - compensation ramp voltage, I volt per division, zero volts at bottom 
Lower trace - UC3875 oscillator pin voltage. 1 volt per division, zero volts at bottom 
Time scale - one microsecond per division 
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Fig. 7.20 PWM comparator waveforms 
Upper trace - compensated current waveform, 2 volts per division, zero volts at center 
Lower trace - leading leg output, 2 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
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Fig. 7.21 Leading leg gate drive signal waveforms 
Upper trace - isolation transformer secondary voltage, 5 volts per division, zero volts at top 
Lower trace - isolated drive IC input voltage, 5 volts per division, zero volts at center 
Time scale - two microseconds per division 
Fig. 7.22 Lower leading leg MOSFET voltages at V, = 390 volts and 1, = 20 amps 
Upper trace - gate to source voltage. 10 volts per division, zero volts is two divisions down 
Lower trace - drain to source voltage. 100 volts per division, zero volts is one division up 
Time scale - two microseconds per division 
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Fig. 7.23 Lower lagging leg MOSFET waveforms at turn off with V, =390V and [0=8A 
Upper trace - Gate to source voltage. 5 volts per division, zero volts is at the center 
Lower trace - Drain to source voltage. 100 volts per division, zero volts is one division up 
Time scale - 100 nanoseconds per division 
Fig. 7.24 Lower lagging leg MOSFET turn on voltages at V, = 390 volts and Io =8 anips 
Upper trace - gate to source voltage, 5 volts per division, zero volts is at the center 
Lower trace - drain to source voltage. 100 volts per division, zero volts is one division up 
Time scale - 100 nanoseconds per division 
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Fig. 7.25 Leading leg transition waveforms at V, = 390 volts and 10 = 20 amps 
Upper trace - Secondary winding voltage. 50 volts per division, zero volts is 1 division down 
Lower trace - Leading leg voltage, 100 volts per division, zero volts is one division up 
Time scale - 50 nanoseconds per division 
Fig. 7.26 Leg voltages at maximum duty cycle with V, = 270 volts and Io =5 amps 
The traces show leg voltages at 100 volts per division 
Time scale - 200 nanoseconds per division 
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Fig. 7.27 Old switching pattern waveforms at V, = 390 volts and I =3 amps 
Upper trace - rectifier output voltage, 20 volts per division, zero volts is two divisions up 
Lower trace - leading leg voltage, 100 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
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Fig. 7.28 Rectifier output voltage with clamp at V, = 390 volts 
20 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
Fig. 7.29 Rectifier output voltage without clamp at V, = 360 volts 
50 volts per division, zero volts is one division up 
Time scale - one microsecond per division 
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CHAPTER EIGHT 
GENERAL CONCLUSIONS 
AND SUGGESTIONS FOR FURTHER WORK 
8.1 GENERAL CONCLUSIONS 
From the wide range of conventional DC-DC converters the preferred choice was the 
buck derived converter with half bridge primary and centre tapped secondary 
connections. This converter has low output capacitor current, due to its L-C output 
filter; minimises primary current and secondary voltage ratings, by maximising power 
transfer time using balanced, bi-directional transformer excitation; minimises rectifier 
conduction losses by output current flowing via one diode drop; and protects primary 
switches by voltage clamping; whilst using the minimum number of components to 
achieve all of the above benefits. 
Of the recent innovations ZVS resonant transitions were shown to offer significant 
improvements compared to conventional switching techniques, with no significant 
draw-backs. 
The phase shift controlled full bridge converter was found to be best suited to this 
application. The use of additional inductive current to ensure ZVS for the complete 
ranges of input voltage and load current would increase full load conduction losses 
and component ratings, and so was not found to be suitable for this application. 
Operation of the phase shift controlled full bridge converter includes many modes and 
stages of operation which are governed by converter design and operating conditions. 
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PSPICE2 simulations revealed common mode secondary circuit voltages which did not 
require additional snubbers in practice. 
The application of current mode control to the converter was successful in limiting 
transformer primary DC magnetising current, which enabled operation without a DC 
blocking capacitor. Converter control was stable for the complete range of input 
voltage and for output currents above 1 A. 
The new switching pattern was shown to significantly reduce the leading leg hard 
switching voltage step. 
8.2 RESUME OF CONTRIBUTIONS TO KNOWLEDGE 
The converter design presented in chapter one revealed an appropriate way to choose 
the switching frequency of the converter. 
In chapter two it is shown that a single large transformer is more efficient than 
multiple smaller transformers of the same total volume. This finding revealed a 
significant disadvantage of multi-element transformers, which contributed to their use 
being discounted. The analysis of the current doubler rectifier revealed significant 
disadvantages for this application compared to a center tapped rectifier. 
The comparative analysis of chapter three quantifies differences between the 
conventional and phase shift controlled full bridge converters. The increases in 
conduction losses caused by additional currents used to ensure ZVS are quantified, and 
the amount of additional current required to ensure ZVS is quantified. It is shown that 
the secondary voltage transition can be controlled more efficiently with the aid of a 
peak voltage clamp. A new switching pattern was proposed to extend the leading leg 
ZVS range for the phase shift controlled converter. A new power converter circuit 
comprising a half bridge converter with an active voltage clamp was proposed, but 
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would not be suitable for this application. Analysis of the unbalanced half bridge 
converter revealed that the transformer would be required to conduct a large DC 
component of primary winding current and that the output filter inductor value would 
be double that of the conventional half bridge converter. 
Chapter four presents equations for converter waveforms which include the effects of 
secondary circuit capacitance. This improves the accuracy of the analysis and 
revealed additional stages and modes of converter operation. 
An analysis of the lagging leg transition with non-linear switch capacitances is 
presented in chapter five. An optimum gap time for the non-linear transition was 
found. 
Chapter six simulation results revealed a secondary circuit resonance, superimposed 
on the differential mode waveforms. 
Chapter seven practical investigations revealed the need for gate drive circuits with 
isolated power supplies, and for CT secondary voltage clamps to prevent CT 
saturation. Average current mode control was not able to prevent transformer 
saturation at low duty cycles, and so peak current mode control, which prevented 
saturation at lower duty cycles was preferred. The new switching pattern proposed 
in chapter three was found to work as expected. 
8.3 SUGGESTIONS FOR FURTHER WORK 
8.3.1 Possible improvements to the laboratory prototype 
A reappraisal of the method of construction of the power transformer may be 
desirable, given the poor fill-factor of the power transformer windings. Bringing each 
turn out of the bobbin in one opening of the core and making connections by links 
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outside the transformer may improve the winding fill-factor, allowing a smaller core 
to be used, or allowing transformer losses to be reduced. 
Gate-drive power supply leads, referenced to power converter leg voltages, would be 
a source of a significant amount of electrical noise. To avoid this the isolation 
transformer for the gate drive power supplies should be placed close to the power 
circuit. Alternatively, separate isolation transformers for each gate drive power supply 
could be mounted close to the gate drives. 
Gate drive power supply requirements could be reduced by use of a -5V turn off 
voltage in the gate drive circuit instead of -12V. It was initially decided to use -12V 
to give faster turn off and to reduce the possibility of false turn on by high dVDS/dt. 
From the experimental waveforms, it can be seen that a large negative voltage is not 
required. 
Sourcing of suitable ferrite components in a lower loss ferrite grade could allow 
magnetic component sizes and power losses to be reduced. The use of low charge 
MOSFETs in ISOTOP style packages could reduce gate drive circuit output current 
and power dissipation requirements, primary circuit electrical noise, and ZVS 
threshold currents. 
8.3.2. Development of a range of commercial power supplies 
For a commercial power supply testing and operation down to no load would be 
necessary, which may require a small pre-load to be used to avoid hiccup mode at no 
load. 
The auxiliary power supply connection to the power converter should be made, to 
enable operation without a separate 12V power supply. 
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The transformer should be wound with the correct insulation and clearances to meet 
safety regulations, and a screen should be included. 
The inductor in series with the transformer primary winding should designed for the 
chosen value of inductance. 
A commercial unit would require mounting in a suitable enclosure, and may require 
separate heatsinks for primary and secondary components. 
Converters should be designed for the ranges of power throughput and output voltage 
required, as well as for multiple outputs. 
8.3.3 Further research work 
8.3.3.1 Sampled current mode control 
The current mode control scheme used has low current loop gain, due to a large 
amount of slope compensation used to ensure stable operation, and has a minimum 
duty cycle that can be controlled, equal to current loop delays. A stable current loop 
with high gain would enable DC magnetising current to be limited to a lower value, 
and would give improved response to load current transients. The ability to operate 
with any duty cycle would enable stable operation with low duty cycles, improving 
response to load current transient reductions and enabling stable operation at low load 
current levels. 
The new control circuit could sample the current every half cycle, and use that sample 
in the next cycle as the average current mode control current amplifier input. 
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8.3.3.2 Measurement of transformer winding leakage inductance ratios 
The detailed analysis of converter operation revealed that during the current reversal 
stage transformer primary and secondary winding leakage inductances act as a voltage 
divider, applying a voltage to the magnetising inductance that depends on the ratio of 
the winding leakage inductances. This operation could be used to measure the ratio 
of the leakage inductances by application of high frequency voltages to the windings, 
and measurement of the magnetising current. 
By applying unidirectional voltage pulses to the primary and secondary windings, such 
that the pulses are simultaneous and of opposite polarity a net DC voltage will be 
applied to the magnetising inductance, causing DC magnetising current to flow. By 
adjusting the voltage pulse magnitudes such that they are in the ratio of the leakage 
inductances the DC magnetising current may be eliminated. Hence the ratios of 
leakage inductances may be found. 
8.3.3.3 A lossless voltage clamp circuit 
The secondary circuit voltage clamp dissipates up to 12W. It may be possible to 
recover more of the energy which passes into the clamp circuit by using a lossless 
clamp. The clamp circuit should discharge into the converter output to avoid 
increasing clamp voltage at low duty cycle, which occurs with the scheme proposed 
by Sabate, Vlatkovic, Ridley and Lee, 1991. 
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APPENDIX I: Siemens core information 
Siemens PM core shape 
PM Core Size Outer Diameter Height Of Two 
Assembled Core Halves 
PM62/49 62mm 49mm 
PM74/59 74mm 59mm 
PM87/70 87mm 70mm 
PM114/93 114mm 93mm 
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APPENDIX II: Non linear transition simulation program 
Feb 09 14: 01 1995 aio. f Page 1 
c Non-Linear Transition Simulation 
C 
program sio 
implicit double precision (a-h, o-z) 
open(unit-3, file-'sio. out', status-'new', form-'formatted') 
C 
ci-1 
r-l 
vi-1 
t-0 
cmax-100 
i-0 
1-0 
h-0.0001 
da-0.04 
a0-da 
VO-0 
C 
1 if((vO. le. 0). or. (vO. ge. vi)) then 
c0-cmax 
else 
CO_ci*(sgrt(vi/v0)+sgrt(vi/(vi-v0))) 
endif 
if(cO. gt. cmax) c0-cmax 
C 
v1_vO+a0*h/c0 
al-aO-vO*h/r 
c 
if((vl. le. 0). or. (vl. ge. vi)) then 
cl-cmax 
else 
cl-ci*(sgrt(vi/vl)+sgrt(vi/(vi-vl))) 
endif 
if(cl. gt. cmax) cl-cmax 
e 
v2-vO+(a0/c0+al/cl)*h*0.5 
a2-aO-(v0+vl)*h*0.5/r 
if(v2. le. vO) goto 2 
if(v2. ge. vi) goto 3 
vO-v2 
a0-a2 
t-t+h 
C 
goto 1 
C 
2 i-i+l 
aO-da*real(i) 
write(3,100) aO, char(9), t, char(9), t 
100 format(fl3.9, a, f13.9, a, fl3.9) 
a0-a0+da 
if(aO. gt. 10) goto 4 
VO-0 
t-0 
goto 1 
C 
3 tl-t+h*(v2-vl)/(vi-v0) 
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t2. t1+a0+(a2-aO)"(v2-v1)/(vi-v0) 
i-i+l 
aO-da"real(i) 
write(3,101) aO, char(9), tl, char(9), t2 
101 format(f13.9, a, f13.9, a, f13.9) 
aO-aO+da 
if(aO. gt. 10) goto 4 
v0-0 
t-0 
goto 1 
end 
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APPENDIX III: PSPICE2 circuit file 
ZVS H-Bridge Circuit Simulation 
* 
Vi 10 385V 
Li 12 20 0u IC=8.202A 
XHOLDUP1 20 HOLDUP 
XHOLDUP2 20 HOLDUP 
XHOLDUP3 20 HOLDUP 
XHOLDUP4 20 HOLDUP 
XHOLDUP5 20 HOLDUP 
XHOLDUP6 20 HOLDUP 
XHOLDUP7 20 HOLDUP 
XHOLDUP8 20 HOLDUP 
Ci 20 880n IC=385.8V 
VO 26 
Vgl 73 PULSE(-1 1 OU 30N 30N 3.40U 10U) 
Vg2 84 PULSE(-l 1 5U 30N 30N 4.75U 10U) 
Vg3 90 PULSE(-l 1 OU 30N 30N 4.75U 10U) 
Vg4 10 0 PULSE(-l 1 5U 30N 30N 3.40U 10U) 
XMODULEI 637 MODULE 
XMODULE2 648 MODULE 
XMODULE3 409 MODULE 
XMODULE4 
* 
30 10 MODULE 
* TRANSFORMER MODEL 
* 
R1 3 il 16.6M 
L1 il 12 5.19U IC=-0.216A 
LM 12 4 3.90M IC=-0.216A 
LR 12 5 
* 
7.34U IC= OA 
F1 54 POLY (2) V1 V2 0 0.229 0.229 
El 13 0 540.229 
E2 0 14 540.229 
Vi 13 15 
V2 16 14 
* 
R2 17 19 1.155M 
L2 15 17 50N IC=29.25A 
R3 18 20 1.155M 
L3 16 18 50N IC=29.25A 
* 
* SECONDARY CIRCUIT 
* 
XDIODE 19 20 23 MUR10020CT 
R4 19 28 13 
C4 28 23 1.5N IC=OV 
R5 19 21 27 
C5 21 23 2.7N IC=0V 
R6 20 22 27 
C6 22 23 2.7N IC=OV 
R7 20 29 13 
C7 29 23 
* 
1.5N IC=OV 
DC 23 25 MUR105 
RD 23 27 15 
CD 27 25 470P IC=-95V 
CC 25 0 lU IC= 95V 
RC 25 26 33 
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LC 26 24 IOU IC=1.44A 
LF 23 24 8.8U IC=58.5A 
XCOUT1 24 0 COUT 
XCOUT2 24 0 COUT 
XCOUT3 24 0 COUT 
COUT 24 0 0.1U IC=47.725V 
RL 24 0 0.768 
SUBCKT HOLDUP 12 
C42 330U IC=385.8V 
R340.7 
L13 19N 
. ENDS 
SUBCKT MODULE 123 
VON 42 12 
VOFF 62 -12 
SON 4532 SS 
SOFF 7623 SS 
XMOS1 1257 MOSFET 
XMOS2 1257 MOSFET 
XMOS3 1257 MOSFET 
XMOS4 1257 MOSFET 
. ENDS 
SUBCKT MOSFET 1234 
RON 35 10 
ROFF 452.7 
LG 56 6N 
LD 17 1ON 
LS 82 13N 
M7688 IRFP450 
. ENDS 
SUBCKT COUT 14 
C34 820U IC=47.725V 
R230.19 
L12 18N 
. ENDS 
r 
MODEL IRFP450 NMOS(Level=3 Gamma=O Delta=0 Eta=O Theta=0 
+ Kappa=0 Vmax=0 Xj=O Tox=100n Uo=600 Phi=. 6 
+ Rs=2.61m Kp=21.24u W=1 L=2u Vto=3.457 
+ Rd=. 3328 Rds=2.222MEG Cbd=3.383n Pb=. 8 
+ Mj=. 5 Fc=. 5 Cgso=2.072n Cgdo=189.9p 
+ Rg=1.075 Is=1.678p N=1 Tt=770n) 
r 
SUBCKT MUR10020CT 123 
Dl 13 DX 
D2 23 DX 
. MODEL DX D(Is=325.8p Rs=5.154m Ikf=55.19m N=l 
+ Xti=3 Eg=1.11 Cjo=10.93n M=. 4052 Vj=. 75 
+ Fc=. 5 Isr=1.08u Nr=2 Tt=123.3n) 
. ENDS 
MODEL MUR105 D(Is=5.547p Rs=20. lm Ikf=14.47m N=1 
+ Xti=O Eg=1.11 Cjo=67.21p M=. 4934 
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+ Vj=. 75 Fc=. 5 Isr=462.9p Nr=2 Tt=61.66n) 
MODEL DD D() 
. MODEL SS VSWITCH 
(RON=0.1) 
TEMP 120 
trap 20.000n 16.000u 0 20.000n uic ; *ipsp" 
OPTIONS ITL4=80 ITL5=0 RELTOL=0.0005 VNTOL=1E-3 
+ ABSTOL=1E-4 CHGTOL=1E-14 
. END 
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